登录
首页 » VHDL » Simulation using VHDL language songs Andy Lau

Simulation using VHDL language songs Andy Lau

于 2023-08-15 发布 文件大小:211.07 kB
0 138
下载积分: 2 下载次数: 1

代码说明:

用VHDL语言仿真歌曲刘德华的《月老》 -Simulation using VHDL language songs Andy Lau

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 8_LigWater
    FPGA,VHDL语言 :分频1S 8位流水灯,适用于所有FPGA芯片,VHDL源程序!!(FPGA, VHDL language: divide-1S 8 light water, and apply to all FPGA chip, VHDL source code! !)
    2012-10-02 11:25:50下载
    积分:1
  • md5
    MD5 算法在Xilinx FPGA上的实现,希望对大家有用。(MD5 algorithm in Xilinx FPGA Implementation, in the hope that useful to everyone.)
    2021-04-19 15:18:51下载
    积分:1
  • PS2LCDController
    PS2键盘LCD显示控制器的vhdl代码,很难得(PS2LCDController vhdl code)
    2010-02-10 17:59:25下载
    积分:1
  • BT656_RGB
    说明:  将BT656数据流转换成RGB图像格式的数据(Converting BT656 data stream into RGB image format)
    2021-03-22 09:29:17下载
    积分:1
  • counter
    设计一个十进制计数器模块,输入端口包括 reset、up_enable 和 clk,输出端口为 count 和 bcd,当 reset 有效时(低电平),bcd 和 count 输出清零,当 up_enable 有效时(高电 平),计数模块开始计数(clk 脉冲数),bcd 为计数输出,当计数为 9 时,count 输出一 个脉冲(一个 clk周期的高电平,时间上与“bcd=9”时对齐)(Design of a decimal counter module, input port, including the reset up_enable clk, output port for the count and bcd, when reset is active (low), the bcd and count output cleared up_enable active (high), count module starts counting the (the CLK pulse number), the BCD count output when the count 9, the count output of the high level, the time of a pulse (a clk cycle with " bcd = 9" when aligned))
    2013-04-13 19:53:29下载
    积分:1
  • BCH_EncDec_Matlab
    bch编解码的完整版,本人已经做过fpga实现,就是按照该程序为原型,绝对可运行(bch decoding the full version, I have done fpga implementation is in accordance with the procedure for the prototype, can certainly run)
    2011-10-27 21:55:11下载
    积分:1
  • recarry
    fir filter 程序 老师上课留的作业,在这里跟大家分享一下,希望能有所帮助(fir filter procedures teacher in the class to stay the operation here to share with you, hope can be helped)
    2006-10-11 19:34:43下载
    积分:1
  • AD
    说明:  基于fpga的ad采样程序 可控制ad9226对信号进行采样(Ad9226 signal sampling can be controlled by ad9226 sampling program based on FPGA)
    2020-12-19 17:09:10下载
    积分:1
  • jiaotongdeng
    Quartus2环境下基于VHDL状态机的交通灯程序(VHDL state machine traffic lights based on Quartus2 environment)
    2014-01-13 21:57:00下载
    积分:1
  • 32 floating
    32位元浮点CPU,用VHDL语言以类似组合语言的方式写成-32 floating-point CPU(VHDL)
    2022-10-02 18:30:03下载
    积分:1
  • 696518资源总数
  • 106245会员总数
  • 18今日下载