-
61EDA_C1202
Altera大学计划程序包,基于Nios II的源代码(Altera University program package, based on the Nios II source code)
- 2008-08-21 14:46:39下载
- 积分:1
-
the realization of paragraph ep2c5 register verilog language, quartus 2 Simulati...
ep2c5 实现 段寄存器
verilog语言,quartus 2 仿真-the realization of paragraph ep2c5 register verilog language, quartus 2 Simulation
- 2022-03-15 03:31:41下载
- 积分:1
-
Cmos 全加法器使用绝热逻辑
绝热电路都是使用"可逆逻辑"的低功耗电路以节省能源。与传统的CMOS电路,在开关过程中消耗能量,不同绝热电路试图节约费用由以下两个关键的规则:
永远不会打开一个晶体管时电压源之间
- 2023-04-29 04:00:02下载
- 积分:1
-
fft_16
基于FPGA用verilog语言实现16点FFT(16-point FFT FPGA-based verilog language)
- 2021-04-18 15:28:51下载
- 积分:1
-
Digital_filterin_code
MATLAB辅助设计数字滤波器源代码,QUATUS II 实现!(MATLAB-aided design of digital filter source code, QUATUS II implementation!)
- 2009-03-31 13:19:42下载
- 积分:1
-
hdlc
hdlc协议的封装与解析,fsc校验,完整的例程代码(Decode and Encode an HDLC packet ,using FCS16 calculation)
- 2015-09-21 11:20:55下载
- 积分:1
-
ise
xilinx的时序约束实验,通过阅读本文档,你可以用全局时序约束来轻松提高已有的项目的系统时钟频率,同时你还可以用映射后静态时序报告以及布局布线后静态时序报告来分析你的设计性能(Xilinx timing constraints of the experiment, by reading this document, you can use the overall timing constraints to easily enhance existing projects the system clock frequency, at the same time you can also use static timing report after mapping, as well as after placement and routing static timing analysis report to you design performance)
- 2007-09-20 14:30:52下载
- 积分:1
-
16bit-multiplier
实现verilog16位乘法器,verilog新手(achieve 16-bit multiplier)
- 2021-04-01 21:09:08下载
- 积分:1
-
verilog_422
标准RS422 Verilog源代码, 传输波特率可以修改, FPGA上可以工作(Standard RS422 verilog communication source code, buardrate can be updated and it is fully work in FPGA )
- 2021-04-06 14:29:02下载
- 积分:1
-
bark_filter_banks
自写的巴克频带滤波器组代码,生成频带滤波器组。内涵debug:输出生成的滤波器(Barker band filter bank code that generates band filter bank. Connotation debug: output generated filter)
- 2013-08-26 13:55:18下载
- 积分:1