登录
首页 » VHDL » ModelSim waveform can be compared to the current functional simulation with a re...

ModelSim waveform can be compared to the current functional simulation with a re...

于 2023-05-21 发布 文件大小:3.71 kB
0 60
下载积分: 2 下载次数: 1

代码说明:

ModelSim的波形比较的功能可以将当前仿真与一个参考数据(WLF文件)进行比较,比较的结果可以在波形窗口或者列表窗口中查看,也可以将比较的结果生成一个文本文件-ModelSim waveform can be compared to the current functional simulation with a reference (WLF paper ), the results can be compared in the waveform window or window List View, it will also compare the results generate a text file

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • VHDL 与数字电路设计程序参考书所有程序 1
    VHDL 与数字电路设计程序参考书所有程序 1-VHDL and digital circuit design process all the procedures a reference book
    2022-05-05 06:43:48下载
    积分:1
  • Quartus II TimeQuest时序分析器说明书
    说明:  Quartus II TimeQuest 时序分析器说明书;这本手册包含一组设计场景、约束指南以及相关建议。您应该熟悉 TimeQuest Timing Analyzer 和 Synopsys Design Constraint(SDC) 的基础知识,以便正确地使用这些指南。(Quartus II timequest timing analyzer manual; this manual contains a set of design scenarios, constraint guidelines, and related recommendations. You should be familiar with the basics of timequest timing analyzer and Synopsys design constraint (SDC) to use these guidelines correctly.)
    2020-08-07 17:48:31下载
    积分:1
  • 乘法器的vhdl语言描述.本人调试已经通过
    乘法器的vhdl语言描述.本人调试已经通过-Multiplier described in VHDL language. I have been through the debugging
    2022-03-03 17:59:17下载
    积分:1
  • 电子密码锁的vhdl编程实现,不知以前有没有人做过的。
    电子密码锁的vhdl编程实现,不知以前有没有人做过的。-electronic locks VHDL programming, I wonder if the past is not done.
    2022-06-19 03:31:21下载
    积分:1
  • 8位十六进制频率计设计 根据频率的定义和频率测量的基本原理,测定信号的频率必须有一个脉宽为1s的输入信号脉冲计数允许信号;1s计数结束后,计数值被锁入锁存器,计...
    8位十六进制频率计设计 根据频率的定义和频率测量的基本原理,测定信号的频率必须有一个脉宽为1s的输入信号脉冲计数允许信号;1s计数结束后,计数值被锁入锁存器,计数器清零,为下一测频计数周期做好准备。测频控制信号可由一个独立的发生器(FTCTRL)来产生。-8-bit hexadecimal Cymometer designed in accordance with the definition of frequency and frequency of the basic principles of measurement to determine the frequency of the signal must have a pulse width of the input signal for 1s permit pulse counting signal 1s counting after the total value was locked into the lock depositors, counters cleared for the next count cycle frequency measurement ready. Frequency control signal generator may be an independent (FTCTRL) to generate.
    2022-06-19 17:20:21下载
    积分:1
  • GPU_LDPC+硕士毕设论文详解
    QC LDPC的编码译码 代码与论文配套 是研究生毕设 可运行 代码风格优秀(QC LDPC Coding and Decoding Code and Paper Matching are Excellent Style of Running Code for Graduate Students)
    2021-05-14 19:30:07下载
    积分:1
  • BCD_to_7_seg_decoder
    BCD to 7 segments display decoder
    2015-06-15 22:36:01下载
    积分:1
  • 8.4-ADC0809-VHDL-control-program
    基于VHDL语言,实现对ADC0809简单控制(Based on VHDL language, to achieve the ADC0809 simple control)
    2011-11-29 08:43:07下载
    积分:1
  • VHDL
    VHDL上百实例 包括 ADDER LATCH FIPPER AND ETC..(VHDL hundreds of examples, including ADDER LATCH FIPPER AND ETC ..)
    2010-11-22 05:15:29下载
    积分:1
  • DSP-keshe
    设计题目:基于MATLAB的FFT算法的设计 设计内容: 所设计的FFT算法应完成以下功能: (1)在MATLAB环境下编写FFT算法(不调用系统现有函数); (2)实现对选定图片进行FFT计算、还原(IFFT计算),并与系统FFT函数做对比,进行分析; (3)设计GUI界面。 (Design topics: content based on the the MATLAB FFT algorithm design design: the design of the FFT algorithm should perform the following functions: (1) the FFT algorithm written in MATLAB environment (do not call existing function of the system) (2) to achieve the selected picture for FFT calculation, restore (IFFT calculation) system FFT function analysis (3) design GUI interface.)
    2013-04-09 16:51:00下载
    积分:1
  • 696518资源总数
  • 104432会员总数
  • 16今日下载