登录
首页 » VHDL » 这个源代码可以把DE2的板子作为一个USB设备使用,以便用PC软件去控制DE2...

这个源代码可以把DE2的板子作为一个USB设备使用,以便用PC软件去控制DE2...

于 2023-05-01 发布 文件大小:909.00 B
0 56
下载积分: 2 下载次数: 1

代码说明:

这个源代码可以把DE2的板子作为一个USB设备使用,以便用PC软件去控制DE2-the source code can Dictyophora the board as a USB device use, to use PC software to control DE2

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 高科技的发展使芯片设计不再是半导体工业的领域,现场可编程逻辑阵列(FPGA)的出现使通过软件来快速实现芯片设计成为可能。本系统是广泛面向全球的工程技术人员和大专...
    高科技的发展使芯片设计不再是半导体工业的领域,现场可编程逻辑阵列(FPGA)的出现使通过软件来快速实现芯片设计成为可能。本系统是广泛面向全球的工程技术人员和大专院校学生,使您能够在最短的时间内掌握FPGA的应用与VHDL/AHDL/Verilog HDL这一电子逻辑设计利器,迅速的加入高级电子设计人才行列。-The development of high-tech chip design is no longer the field of semiconductor industry, field programmable logic arrays (FPGA) through the emergence of chip design software to quickly achieve the possible. This system is a broad global engineering and technical personnel and college students, so that you can in the shortest possible period of time to master the application of FPGA and VHDL/AHDL/Verilog HDL logic design of the electronic weapon, quickly adding advanced electronic design talent ranks.
    2023-05-14 03:35:03下载
    积分:1
  • 一个任意整数分频程序,采用VHDL语言编写,编译通过
    一个任意整数分频程序,采用VHDL语言编写,编译通过-An arbitrary integer frequency procedure for the VHDL language, the compiler through
    2022-02-03 15:22:59下载
    积分:1
  • ModelSim_
    FPGA编写环境,具有仿真容易,软件内存小的特点(FPGA authoring environment, with easy simulation software features small memory)
    2013-07-24 19:20:57下载
    积分:1
  • CAN总线开发代码 can-sja1000
    CAN总线开发代码,FPGA与sja1000通信,可实现CAN的接收和发送。(The FPGA and the sja1000 CAN bus development code, communication, which CAN realize the CAN send and receive.)
    2021-04-14 17:08:55下载
    积分:1
  • riscmcu VHDL,包含仿真平台和文档进行显示
    riscMCU的VHDL实现,内附有modelsim仿真testbench和文档说明-riscMCU VHDL, modelsim containing a simulation testbench and documentation shows
    2022-05-29 16:45:22下载
    积分:1
  • SinglePeriodCPU
    说明:  verilog语言书写,单周期CPU源码(single period CPU)
    2020-11-25 11:59:32下载
    积分:1
  • VGA altera detailed description of the official routine Verilog code for a very...
    详细介绍了VGA官方例程Verilog代码,非常好很实用
    2022-08-21 17:43:09下载
    积分:1
  • 本实施multilplier在vhdl.this源代码是有用的电脑学习…
    this implemented multilplier in vhdl.this source code is useful for computer student and hardware engineering.-this is implemented multilplier in vhdl.this source code is useful for computer student and hardware engineering.
    2022-01-31 00:27:28下载
    积分:1
  • concurrent
    VHDL operators basics
    2013-09-10 14:44:51下载
    积分:1
  • Interpolator-of-polyphase-filter
    代码用两种方法设计了一个基于多相滤波的内插器,低通滤波器采用128阶凯撒窗,内插倍数32,并且给定信号范围,验证了内插器的正确性,画出了内插前后信号的频谱。(The code design the interpolator based on polyphase filter using two methods.The low pass filter is 128 order Caesar window and interpolation multiple is 32.I give the range of the signal to verify the interpolator and plot the spectrum of the signal before and after the interpolator. )
    2021-01-09 13:18:51下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载