登录
首页 » VHDL » 全数字锁相环的verilog源代码

全数字锁相环的verilog源代码

于 2023-04-30 发布 文件大小:119.90 kB
0 121
下载积分: 2 下载次数: 1

代码说明:

全数字锁相环的verilog源代码-全数字锁相环的verilog源代码

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • T144_PER_lcd1602
    EP2C5T144 驱动 LCD1602液晶(LCD1602 LCD driver EP2C5T144)
    2009-05-31 15:48:36下载
    积分:1
  • wireless_communication_FPGA
    数字化,宽带化,是当今无线通信的重点主流方向,FPGA以其功能强大,开发周期短,投资少,可重复修改,开发工具智能及软件可升级等特点成为无线通信首选。(Digital, broadband, is the focus of today s mainstream wireless communications, FPGA with its powerful, short development cycle, low investment, repeatable modify, intelligence and software development tools and other characteristics can be upgraded to become the first choice of wireless communication.)
    2015-01-30 22:03:45下载
    积分:1
  • Mult_Frequency
    Based on the verilog such as frequency meter accuracy, except for measuring frequency can also measure pulse width of empty measure than 32 counts of data through the simulation SPI serial output to SCM processing and display
    2011-07-27 10:26:29下载
    积分:1
  • 基于FPGA的电子密码锁的设计,内有Verilog HDL源码和各仿真图像
    基于FPGA的电子密码锁的设计,内有Verilog HDL源码和各仿真图像-FPGA-based design of electronic locks, which have Verilog HDL source code and the simulation image
    2022-01-26 01:04:10下载
    积分:1
  • 一个完整的
    一种半加器的算法,是基于VHDL软件仿真。请大家下载参考!-A full-adder algorithm is based on the VHDL software emulation. Please download the reference!
    2022-04-16 00:29:23下载
    积分:1
  • avoidance-radar
    汽车在防撞雷达方向的研究的详细原理的介绍(Introduction of detailed schematic of the car in the direction of the anti-collision radar)
    2013-01-06 14:01:47下载
    积分:1
  • VHDL实现快速傅立叶变换
    VHDL实现快速傅立叶变换 -VHDL implementation VHDL implementation of Fast Fourier Transform Fast Fourier Transform
    2022-06-14 14:36:57下载
    积分:1
  • SPI接口的vhdl代码,可以实现与单片机的spi通信,完整的工程
    SPI接口的vhdl代码,可以实现与单片机的spi通信,完整的工程-SPI interface of the VHDL code can be achieved with SCM spi communication, complete works
    2022-03-29 07:45:17下载
    积分:1
  • the program have designed a PCM signal timing modules, including the CLK input,...
    该程序设计了一个产生PCM码流时序信号的模块,他包括输入端CLK,SET及输出端Q1,Q2,Q3-the program have designed a PCM signal timing modules, including the CLK input, and output SET Q1, Q2 and Q3
    2022-02-15 04:03:30下载
    积分:1
  • vjtag
    说明:  quartus vitual jtag代码使用接口,通过该接口模板方便使用者通过jtag在线读取FPGA的数据。(The quartus virtual JTAG code uses an interface, through which users can read FPGA data online.)
    2020-05-06 09:42:50下载
    积分:1
  • 696518资源总数
  • 106208会员总数
  • 21今日下载