登录
首页 » VHDL » 全数字fsk调制解调的实现 verilog源码

全数字fsk调制解调的实现 verilog源码

于 2023-04-11 发布 文件大小:658.81 kB
0 43
下载积分: 2 下载次数: 1

代码说明:

全数字fsk调制解调的实现 verilog源码-All-digital realization of fsk modem verilog source code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • micron Nand flash控制器
    micron公司提供的控制器,很具有参考性质,用flash的童鞋可以下载参考,含有ECC功能
    2023-03-30 17:00:03下载
    积分:1
  • n_bit_counter
    n bit generic shift registers
    2011-03-18 17:55:19下载
    积分:1
  • Synthesizable model of Atmel Application of ATmega103 mi crocontroller. (VHDL IP...
    Synthesizable model of Atmel ATmega103 microcontroller. (VHDL IP)-Synthesizable model of Atmel Application of ATmega103 mi crocontroller. (VHDL IP)
    2022-02-12 19:56:59下载
    积分:1
  • VERILOG HDL 实际工控项目源码 开发工具 altera quartus2
    VERILOG HDL 实际工控项目源码 开发工具 altera quartus2-verilog HDL actual industrial projects source development tools altera quartus2
    2022-02-07 05:53:32下载
    积分:1
  • urisc
    自己用verilog编写的urisc程序,调试成功,压缩包里有仿真图像,值得学习参考。(Written in verilog urisc program debugging, simulation image compression bag, worth learning reference.)
    2021-04-22 17:38:48下载
    积分:1
  • This tutorial presents an introduction to Altera’s Nios R II processor, which...
    This tutorial presents an introduction to Altera’s Nios R II processor, which is a soft processor that can be in- stantiated on an Altera FPGA device. It describes the basic architecture of Nios II and its instruction set. The NiosII processor and its associated memory and peripheral components are easily instantiated by using Altera’s SOPCBuilder in conjuction with the Quartus R II software.
    2023-06-21 11:25:02下载
    积分:1
  • sdio_slave
    SDIO slave verilog code
    2021-03-26 15:39:13下载
    积分:1
  • tongbu
    使用VERILOG开发时钟同步算法,能够从数据信号中提取时钟信息,(Clock synchronization algorithm using VERILOG developed to extract the clock from the data signal information,)
    2020-11-11 12:39:44下载
    积分:1
  • sdram_epm570_uart
    基于CPLD芯片EPM570的verilog hdl串口程序(the UART verilog hdl code based on CPLD chip-- EPM570)
    2014-06-03 20:27:45下载
    积分:1
  • 数码管显示
    在FPGA EGO1的口袋平台上实现数码管滚动显示学号的功能(Rolling on the digital tube to display the school number)
    2021-04-17 10:08:52下载
    积分:1
  • 696518资源总数
  • 104298会员总数
  • 46今日下载