登录
首页 » Verilog » 中值滤波verilog

中值滤波verilog

于 2023-03-28 发布 文件大小:3.86 MB
0 46
下载积分: 2 下载次数: 1

代码说明:

中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • zedboard
    xilinx的zed板详细开发资料,对初学者和开发人员都有帮助(The Xilinx zed board detailed development information, helpful for beginners and developers)
    2013-04-22 16:44:31下载
    积分:1
  • tlc549
    数字电压表的实现,VHDL语言实现,AD采用TLC549,通过学习,了解AD采集过程(The realization of digital voltage meter, VHDL language, AD using TLC549, by learning to understand the acquisition process AD)
    2009-07-09 09:15:15下载
    积分:1
  • blocking
    基于verilog语言的数据选择器,包括数据选择器的测试模块 (verilog language based on the data selector, including data selection for the test module)
    2007-03-22 09:05:10下载
    积分:1
  • 轮循机制
    " 时间刻度 1ns/1ns //Round 罗宾没有抢占 模块 roundrb2 (reset_n,赤  角,必需,授予) ; 输入的 reset_n,赤  角 ; 输入 [4:0] 必需 ; 输出 [4:0] 补助金 ; reg [4:0] 格兰特 = 4"b0000 ; reg [7:0] 的状态 ;
    2022-02-03 06:50:42下载
    积分:1
  • fir
    用窗函数法设计一个线性相位FIR数字低通滤波器,用理想低通滤波器作为逼近滤波器,通带截止频率为0.2 ,阻带截止频率为0.4 ,阻带衰减不小于-40dB。(Window function method to design a linear phase FIR digital low-pass filter, as an ideal low-pass filter for approximation filter passband cutoff frequency of 0.2 stopband cutoff frequency of 0.4, the stop-band attenuation of less than-40dB.)
    2012-09-24 13:54:07下载
    积分:1
  • 顺序显示
    7个发光二极管依次一个一个的时间显示,代码是用verilog编写的,是对艾伯特V2斯巴达板验证。
    2022-01-27 17:34:37下载
    积分:1
  • I2C总线111
    说明:  此程序为调试通过的程序,带有I2C总线功能的程序.(this procedure through the debugging process, with I2C bus function procedures.)
    2005-11-05 13:51:27下载
    积分:1
  • ozgul2013
    Digital pre-distortion (DPD) is an advanced digital signal-processing technique that mitigates the effects of power amplifier (PA) nonlinearity in wireless transmitters. DPD plays a key role in providing efficient radio digital front-end (DFE) solutions for 3G/4G basestations and beyond. Modern FPGAs are a promising target platform for the implementation of flexible wireless DFE solutions, including DPD.
    2019-01-05 18:20:30下载
    积分:1
  • MIPS_32位
    32位单周期校验码
    2022-04-01 11:56:32下载
    积分:1
  • Continuous_acoustic_emission_board
    说明:  多通道连续声发射数据采集,每个通道最大5M,采用verilog编程,内部用状态机。(Multichannel continuous acoustic emission data acquisition, each channel up to 5M, using Verilog programming, internal state machine.)
    2020-06-25 13:00:01下载
    积分:1
  • 696518资源总数
  • 104292会员总数
  • 28今日下载