-
ds180_7Series_Overview
对赛灵思7系列的三种型号的FPGA进行了综述(xilinx 7 productin overview)
- 2012-06-13 15:04:23下载
- 积分：1
-
hdb3_v3
Quartus环境下使用Verilog编写的HDB3编解码程序，RTL和时序仿真已过(Quartus under the environment of a HDB3 protocol procedures written in Verilog, RTL and timing simulation has be passed)
- 2015-11-24 21:56:05下载
- 积分：1
-
Roy dsd
说明： basic verilog code on siso, piso, sipo
- 2020-06-25 18:40:01下载
- 积分：1
-
test
利用ANSYS有限元仿真软件对复合材料进行异常检测仿真实验，程序为一损伤样板模型(ANSYS finite element simulation software for composites simulation anomaly detection, the program is a damage model model)
- 2016-04-04 11:15:04下载
- 积分：1
-
24,60,100进制的计数器，还有数字时钟，欢迎下载哦~
24,60,100进制的计数器，还有数字时钟，欢迎下载哦~-24,60,100 229 of the counter, digital clock also welcome to download oh ~
- 2022-11-11 21:25:03下载
- 积分：1
-
TCM解码，VHDL代码，是我在工作中做的工程代码，时序稳定，里面有syn以及软判决的算法，经典...
TCM解码，VHDL代码，是我在工作中做的工程代码，时序稳定，里面有syn以及软判决的算法，经典-TCM decoder, VHDL code, yes, I do work in the project code, timing stability, There are syn and soft-decision algorithm, classic!
- 2022-09-27 21:25:03下载
- 积分：1
-
plldesign
pll(phase locked loop) is used to fix the circuit to particular frequency
- 2014-03-18 17:14:26下载
- 积分：1
-
Nios_II_uCOS
本源码为Nios II的开发示例,主要演示基于Nios II的uCOS的移植。开发环境QuartusII。
本示例十分经典，对基于SOPC开发的FPGA初学者有很大帮助。(The source code for the Nios II development of examples, mainly based on the Nios II shows the uCOS transplant. Development environment QuartusII. This example is very classic, FPGA-based SOPC development of great help for beginners.)
- 2009-12-18 14:08:40下载
- 积分：1
-
RecentProjectCleaner
vs自定义插件开发,带卸载功能,经测试完全可用，分享给大家，可以学习！(vs custom plug-in development, with the uninstall feature, has been tested and is fully available for everyone to share, you can learn!)
- 2014-12-24 11:35:54下载
- 积分：1
-
verilog-2-1-4
卷积码（2,1,4）编解码的FPGA实现(Convolution code (2,1,4) decoding the FPGA implementation)
- 2020-12-27 21:09:02下载
- 积分：1
