-
本程序实现不同频率时钟的产生及其相互转化
本程序实现不同频率时钟的产生及其相互转化-this program different clock frequencies to the formation and transformation
- 2022-03-06 09:31:43下载
- 积分:1
-
16个VHDL 编程实例
本文件夹包含了16个VHDL 编程实例,仅供读者编程时学习参考。 一、四位可预置75MHz -BCD码(加减)计数显示器(ADD-SUB)。 二、指示灯循环显示器(LED-CIRCLE) 三、七人表决器vote7 四、格雷码变换器graytobin 五、1位BCD码加法器bcdadder 六、四位全加器adder4 七、英语字母显示电路 alpher 八、74LS160计数器74ls160 九、可变步长加减计数器 multicoun
- 2022-06-19 01:26:50下载
- 积分:1
-
Quantitative algorithm for FPGA HDL coding, including VHDL and Verilog code. Can...
用于FPGA的量化算法的HDL编码,包括VHDL及Verilog代码。可用于JPEG及MPEG压缩算法。-Quantitative algorithm for FPGA HDL coding, including VHDL and Verilog code. Can be used in JPEG and MPEG compression algorithms.
- 2022-02-10 06:00:42下载
- 积分:1
-
Endat2_1_freq
用verilog实现endat2_1驱动,并用signalTap捕捉信号。(Using verilog achieve endat2_1 drive and use signalTap capture signal.)
- 2021-04-26 15:08:45下载
- 积分:1
-
DW_apb_rtc
verilog实现RTC功能,可直接用于芯片开发中。(verilog achieve RTC function can be directly used for chip development.)
- 2020-12-28 16:49:01下载
- 积分:1
-
UG586-7SeriesDMIUserGuide
UG586 - Zynq-7000 All Programmable SoC and 7 Series Devices Memory Interface Solutions v2.3 User Guide ( ver2.3, 18511 KB )(UG586- Zynq-7000 All Programmable SoC and 7 Series Devices Memory Interface Solutions v2.3 User Guide ( ver2.3, 18511 KB ))
- 2015-02-05 20:02:21下载
- 积分:1
-
Quartusrs232
串口通讯,与硬件联通调试过,收发程序是分开的。(Serial Communication)
- 2009-05-04 14:53:06下载
- 积分:1
-
PCIE资料和仿真教程1-6
PCIE仿真设计教程1-6,我帮大家收集到一起了(PCIE simulation design tutorial 1-6, I help you gather together.)
- 2020-11-09 19:29:46下载
- 积分:1
-
Stumper.cpp
Convert Roman numerals to integers
- 2012-12-05 03:59:59下载
- 积分:1
-
verilog program for iic bus design. the pakege includes iic protocl master progr...
Verilog数字系统设计教程【夏宇闻】原书第十章:IIC总线接口模块设计代码包-verilog program for iic bus design. the pakege includes iic protocl master program and behavel slavle program, even includes testbench and data bat files.
- 2022-01-31 13:13:45下载
- 积分:1