登录
首页 » VHDL » 一个多路复用器的例子,用VHDL语言写的。

一个多路复用器的例子,用VHDL语言写的。

于 2023-01-13 发布 文件大小:19.26 kB
0 51
下载积分: 2 下载次数: 1

代码说明:

A Mux example written in VHDL.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • gps_lms
    本系统用于GPS中频部分的窄带滤波(AD后的数据经过LMS滤波后去掉窄带干扰,可以抑制20dB以上的干扰)(this system can be imply to anti-narrowband-jamming for GPS IF signal, it can degrade 20dB narrowband jamming)
    2011-08-23 21:06:41下载
    积分:1
  • 是用VHDL语言写的对A/D转换模块的控制程序,希望对大家有帮助。...
    是用VHDL语言写的对A/D转换模块的控制程序,希望对大家有帮助。-VHDL language is used on the A/D conversion module control procedures, in the hope that everyone has to help.
    2023-05-25 06:40:03下载
    积分:1
  • cla - Copy
    说明:  ADDER USING VERILOG ADDER WITH VERILOG VERILOG ADDER
    2019-03-19 01:35:37下载
    积分:1
  • exp12
    说明:  浙江大学计算机组成实验12指令扩展多周期CPU实现(The implementation of 12 instruction extended multi cycle CPU in Computer Composition Experiment of Zhejiang University)
    2020-10-09 16:17:35下载
    积分:1
  • i2c
    本文研究的IIC总线控制器具有如下特征 1.兼容飞利浦I2C标准,以主机模式与外围设备进行数据通信,对IIC从机模型进行读/读,读/写,写/写,写/读[18]。 2.多主操作 3.软件可编程时钟频率 4.时钟拉伸和等待状态生成 5.软件可编程确认位 6.时钟同步设计 7.仲裁中断丢失,自动转移取消 8.开始/停止/重复启动检测/确认生成 9.总线忙检测(The IIC bus controller studied in this paper has the following characteristics. 1. Compatible with Philips I2C standard, data communication between host mode and peripheral devices, read/read, read/write, write/write, write/read for IIC slave model [18]. 2. Multiple Main Operations 3. Software programmable clock frequency 4. Clock stretching and waiting state generation 5. Software Programmable Confirmation Bit 6. Clock Synchronization Design 7. Loss of arbitration interruption and cancellation of automatic transfer 8. Start/Stop/Repeat Start Detection/Verification Generation 9. Bus busy detection)
    2019-06-18 12:18:10下载
    积分:1
  • bankorder
    说明:  银行排队系统的VHDL程序实现,可以实现排队顾客自动取号,查看前面排队人数,银行服务柜台号等。(Bank queuing system VHDL program can be achieved automatically check its customers lined up to view the queue in front of the number of its banking services, such as counters.)
    2008-11-28 15:49:49下载
    积分:1
  • lab2
    说明:  使用vivado和Xilinx开发板实现抢答器,开发板为Xilinx Artix-7(Using vivado and Xilinx development board to achieve the responder, the development board is Xilinx artix-7)
    2021-04-23 01:58:48下载
    积分:1
  • alpha-beta
    阿尔法贝塔滤波器,是卡曼滤波器的简化,比卡曼滤波器速度快。这是一个实例。(aplha-beta filter is filter that faster than kalman filter)
    2020-11-25 20:09:31下载
    积分:1
  • manuals
    ISE Design Suite Software Manuals and Help - PDF Collection,ISE 软件手册以及帮助。(ISE Design Suite Software Manuals and Help- PDF Collection, ISE software manuals as well as help.)
    2012-11-28 21:47:01下载
    积分:1
  • 用VHDL写的4*4乘法器,学习VHDL语言的可以
    用VHDL写的4*4乘法器,学习VHDL语言的可以-Use VHDL to write the 4* 4 multiplier, learning VHDL language can be
    2022-02-11 23:38:12下载
    积分:1
  • 696518资源总数
  • 104313会员总数
  • 30今日下载