登录
首页 » VHDL » verilog hdl教程135例:verilog hdl语言类似于C语言,便于学习。本文档带有源代码,7...

verilog hdl教程135例:verilog hdl语言类似于C语言,便于学习。本文档带有源代码,7...

于 2022-11-14 发布 文件大小:8.06 kB
0 66
下载积分: 2 下载次数: 1

代码说明:

verilog hdl教程135例:verilog hdl语言类似于C语言,便于学习。本文档带有源代码,7-8章-Verilog HDL 135 cases Guide : Verilog HDL language similar to the C language, to facilitate learning. This document with the source code, 7- 8

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Verilog
    Verilog-HDL程序设计实用教程收集,内容丰富,设计技巧多样。-Verilog-HDL Design Tutorial practical collection, rich in content and variety of design skills.
    2022-08-25 02:18:46下载
    积分:1
  • FPGAshixu
    FPGA经验总结:时序是设计出来的 我们在做详细设计的时候,对于一些信号的时序肯定会做一些调整的,但是这种时序的调整最多只能波及到本一级模块,而不能影响到整个设计。(FPGA Experience: Timing is designed to do the detailed design of our time, for some signal timing will certainly make some adjustments, but adjust this timing can only spread to up to this level of the module, but not affect the whole design.)
    2015-03-13 10:27:51下载
    积分:1
  • cordic_base_j
    This code implement a interation in cordic pipelline
    2014-10-30 01:47:24下载
    积分:1
  • code
    直接序列扩频通信(主要包括BPSK调制和BPSK解调以及PN码的产生)(Direct sequence spread spectrum communication (including BPSK BPSK modulation and demodulation, and the PN code generation))
    2013-05-31 14:04:09下载
    积分:1
  • SimpleSpi
    master spi的源代码(verilog),包括文档,测试程序(master spi the source code (verilog), including documentation, testing procedures)
    2007-01-29 21:03:51下载
    积分:1
  • Manchester-code-of-VHDL-program
    利用FPGA实现硬件的VHLD语言的Manchester code。(Hardware implementation using FPGA VHLD language Manchester code.)
    2013-07-14 22:08:25下载
    积分:1
  • hamming_encodeadecode
    用Verilog语言编写的对m序列进行汉明码编译码的程序。具体实现为产生m序列后对其进行(7,4)汉明码编码并加错,然后将其纠错译码并输出,详细过程见仿真。(Written by Verilog m sequence of procedures for coding and decoding Hamming codes. Concrete realization of m sequence to produce its (7,4) hamming code and a mistake, and then error correction decoding and output, see the detailed process simulation.)
    2011-04-22 16:46:39下载
    积分:1
  • 组合下载器SCH-3-RENEW
    有自己制作的下载器原理图,包含了stlinkv2,XDS100V3,USBBLASTER.原理图和封装,一款多功能下载器。(Have their own production downloader schematic diagram, contains stlinkv2, XDS100V3, USBBLASTER. Schematic diagram and encapsulation, a multi-function downloader.)
    2019-02-28 17:27:16下载
    积分:1
  • 基于fpga的多功能数字时钟的实现,已经编译过了,绝对可行
    基于fpga的多功能数字时钟的实现,已经编译过了,绝对可行-fpga-baseed clock
    2022-02-04 17:16:32下载
    积分:1
  • verilog hdl coding DDR sdram control for fpga
    verilog hdl coding DDR sdram control for fpga -verilog hdl coding DDR sdram control for fpga
    2022-03-23 21:20:26下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载