登录
首页 » VHDL » 串口模块程序,可以实现串行发送和接收功能,比特率可以不断调整,数据的长度是可以改变的...

串口模块程序,可以实现串行发送和接收功能,比特率可以不断调整,数据的长度是可以改变的...

于 2022-11-12 发布 文件大小:634.00 B
0 48
下载积分: 2 下载次数: 1

代码说明:

串口模块程序,可以实现串行发送和接收功能,比特率可以不断调整,数据的长度是可以改变的-Serial port module program, you can achieve the serial send and receive functions, and bit rate can be continuously adjusted, the data length can be changed

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Verilog--image-sample
    基于Verilog的图像采集、处理和存储程序,初学者参考,高手绕道。(Verilog-based image acquisition, processing and storage procedures, beginners reference, master bypass.)
    2021-04-16 11:48:54下载
    积分:1
  • forwarding
    浙江大学体系结构实验课代码,5级流水线实现旁路和停顿(5-stage pipeline to achieve realization of the bypass pipeline bypass pause 5 pause)
    2020-09-26 12:07:46下载
    积分:1
  • 9. For the key to enter a password lock, assuming that reset after the seven lam...
    9对于输入密码锁的键,假设复位后七个灯显示" 0",使用sw1、sw2、sw3、sw4 4,只需按下并松开任意sw1、sw2键,使七个灯显示值加" 1",只要按下并松开任意sw3、sw4,将使七个灯显示值加" 2"
    2022-10-18 01:25:04下载
    积分:1
  • eetop.cn_Uvm_spi_bl_reg_tb
    uvm apb verification env
    2020-08-11 16:48:27下载
    积分:1
  • Synthesizable model of Atmel Application of ATmega103 mi crocontroller. (VHDL IP...
    Synthesizable model of Atmel ATmega103 microcontroller. (VHDL IP)-Synthesizable model of Atmel Application of ATmega103 mi crocontroller. (VHDL IP)
    2022-02-12 19:56:59下载
    积分:1
  • PUF_TRNG
    this is a verilog code of true random number generator using butterfly puf
    2017-04-22 05:10:25下载
    积分:1
  • Embedded CPU and FPGA
    以嵌入式CPU和FPGA为基础的嵌入式系统架构-Embedded CPU and FPGA-based embedded system architecture
    2022-01-26 03:56:19下载
    积分:1
  • FPGA
    基于fpga的多功能电子钟的设计非常使用希望对大家有帮助啊-FPGA-based multi-functional electronic clock design to use would like to help everyone ah
    2023-06-23 00:15:03下载
    积分:1
  • 用verilog实现FSK调制,称为IP核来实现模块…
    用Verilog实现FSK调制,调用IP核实现正弦余弦的调制-Verilog implementation using FSK modulation, called IP core to achieve the modulation sine cosine
    2022-03-15 17:40:05下载
    积分:1
  • VHDL_modelling_guidelines是vhdl建模开发的指导资料
    VHDL_modelling_guidelines是vhdl建模开发的指导资料-VHDL modeling VHDL_modelling_guidelines is guiding the development of information
    2022-03-12 23:37:10下载
    积分:1
  • 696518资源总数
  • 104353会员总数
  • 66今日下载