登录
首页 » VHDL » Verilog HDL 135例指南:Verilog HDL语言类似于C语言,以…

Verilog HDL 135例指南:Verilog HDL语言类似于C语言,以…

于 2022-09-27 发布 文件大小:12.31 kB
0 56
下载积分: 2 下载次数: 1

代码说明:

verilog hdl教程135例:verilog hdl语言类似于C语言,便于学习。本文档带有源代码,3-6章-Verilog HDL 135 cases Guide : Verilog HDL language similar to the C language, to facilitate learning. This document with the source code, 3-6

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • verilog_422
    标准RS422 Verilog源代码, 传输波特率可以修改, FPGA上可以工作(Standard RS422 verilog communication source code, buardrate can be updated and it is fully work in FPGA )
    2021-04-06 14:29:02下载
    积分:1
  • jiaotongdeng
    Quartus2环境下基于VHDL状态机的交通灯程序(VHDL state machine traffic lights based on Quartus2 environment)
    2014-01-13 21:57:00下载
    积分:1
  • 11880608svpwm
    正弦波电流驱动的无刷直流电机性能分析,通过分析方波电流驱动与正弦波电流比较,得出正弦波电流驱动电机性能较好(Sine wave current drive brushless DC motor performance analysis, by analyzing the square-wave current drive with sine wave current comparison, the sine-wave current drive motor performance is better)
    2013-06-17 11:16:46下载
    积分:1
  • 数字频率计
    说明:  设计一简易数字频率计,其基本要求是: 1)测量频率范围0~999999Hz; 2)最大读数999999HZ,闸门信号的采样时间为1s;. 3)被测信号可以是正弦波、三角波和方波; 4)显示方式为6位十进制数显示; 5)具有超过量程报警功能。 5)输入信号最大幅值可扩展。 6)测量误差小于+-0.1%。 7)完成全部设计后,可使用EWB进行仿真,检测试验设计电路的正确性。(The basic requirements of designing a simple digital frequency meter are: 1) The measuring frequency range is 0-999999 Hz. 2) The maximum reading is 999999HZ, and the sampling time of gate signal is 1 s. 3) The measured signal can be sine wave, triangle wave and square wave. 4) The display mode is 6-bit decimal number display. 5) It has alarm function beyond range. 5) The maximum amplitude of input signal can be expanded. 6) The measurement error is less than +0.1%. 7) After completing all the design, EWB can be used to simulate and test the correctness of the circuit.)
    2019-06-20 12:47:51下载
    积分:1
  • Quartus II
    quartus II-sopc builder avalon总线LCD控制IPCORE-quartus II-sopc builder avalon Bus LCD controller IP CORE
    2022-08-09 10:55:42下载
    积分:1
  • Verilog based on the eight
    基于Verilog的八层电梯设计,能够实现自动化的电梯控制。-Verilog based on the eight-lift designed to automate the elevator control.
    2022-08-13 02:17:13下载
    积分:1
  • vhdl source code for 8 bit datapath logic
    vhdl source code for 8 bit datapath logic
    2022-07-04 04:52:16下载
    积分:1
  • 一个霹雳灯的Verilog源程序,用PWM原理实现,产生了LED灯的渐弱效果...
    一个霹雳灯的Verilog源程序,用PWM原理实现,产生了LED灯的渐弱效果-a thunderbolt lights Verilog source files, using PWM principle realized, LED lights have a gradual effect of the weak
    2023-07-28 11:50:03下载
    积分:1
  • Sensor_CMOS
    Code to controlling a Image sensor - CMOS(Code to controlling a Image sensor- CMOS)
    2009-11-13 03:02:36下载
    积分:1
  • 这个信息有100个实例,是一个很好的学习参考。对于那些水
    本资料中有100个vhdl的例子,是很好的学习参考资料。对于学习vhdl的人来说是很有用的。-This information has 100 vhdl example, is a good learning reference. For those who learn vhdl is very useful.
    2022-01-23 10:02:48下载
    积分:1
  • 696518资源总数
  • 104305会员总数
  • 11今日下载