登录
首页 » VHDL » 增强的音频工程

增强的音频工程

于 2022-08-26 发布 文件大小:1.20 MB
0 39
下载积分: 2 下载次数: 1

代码说明:

Enhanced Audio Project by Dixie Xue & Wei Zhang -Enhanced Audio Project by Dixie Xue & Wei Zhang

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Some files
    this is a sum for 2 digit numbers
    2018-01-24 03:30:30下载
    积分:1
  • 一个8位CISC结构的精简CPU,2还提供了编译器
    一个8位CISC结构的精简CPU,2还提供了编译器-an eight streamline the structure of the CISC CPU, the two also provided compiler
    2022-02-28 11:37:41下载
    积分:1
  • verilog8B10B
    8b10b编码方式,verilog语言实现,有测试程序。能成功编码。没有环回验证,读者可自行编写环回验证测试程序。(8b10b encoding, verilog language, test procedures. Successful encoding. No loopback verification, readers can write your own loopback verification test procedures.)
    2014-04-08 13:37:34下载
    积分:1
  • taxi
    出租车的计费功能的实现,计量模块、计费模块、控制模块、译码模块。(taxi fee)
    2010-01-16 22:25:33下载
    积分:1
  • fpga1
    说明:  基于EasyFPGA030的直流电机控制电路设计和四位数字密码锁。(DC Motor Control Based on EasyFPGA030 circuit design and four-digit combination lock.)
    2010-05-03 20:20:42下载
    积分:1
  • A3P600-PQG208
    Actel FPGA A3P600最小系统原理图,包含JTAG 、电源和封装 (Actel FPGA A3P600 minimum system schematics, including JTAG, power and packaging)
    2012-12-03 11:29:19下载
    积分:1
  • AD9914原理图和gerber以及BOM表
    说明:  DDS VHDL include everything of dds AD9914
    2019-06-03 09:40:52下载
    积分:1
  • vhdl写的ds18b20程序,相互交流
    vhdl写的ds18b20程序,相互交流-vhdl written ds18b20 procedures, mutual exchange
    2022-03-19 16:58:50下载
    积分:1
  • The-NIOSII-detailed-tutorial
    黑金动力原创nios ii教程,介绍了硬件、软件开发流程,提供了led、中断、串口、rtc、spi、iic、定时器等十多个实验的详细介绍(Alinx original nios ii tutorial, this paper introduces the hardware and software development process, and provides led, interrupt, a serial port, the RTC, spi, iic, timer and so on more than a dozen experiments in detail)
    2020-12-08 15:09:21下载
    积分:1
  • 直接数字频率合成器(Direct Digital Frequency Synthesizer:DDFS)的VHDL程序,开发环境是QuartusII,系统时钟为...
    直接数字频率合成器(Direct Digital Frequency Synthesizer:DDFS)的VHDL程序,开发环境是QuartusII,系统时钟为50MHz,由PLL产生DDFS的工作时钟166.67MHz,地址位宽为24位,频率字为20,相位字为10,RAM用于存储查找表,其地址位宽为10,数据位宽为8。-Direct Digital Frequency Synthesizer ( DDFS) of the VHDL program, the development environment is QuartusII, the system clock to 50MHz, the work of DDFS generated by PLL clock 166.67MHz, address bit-width of 24-bit frequency word is 20, phase word for 10, RAM used to store look-up table, its address is 10 bits wide, the data is 8 bits wide.
    2022-06-17 05:09:27下载
    积分:1
  • 696518资源总数
  • 104298会员总数
  • 46今日下载