登录
首页 » VHDL » 设计一个可以小时、分钟、12小时或24小时和秒的时间…

设计一个可以小时、分钟、12小时或24小时和秒的时间…

于 2022-07-22 发布 文件大小:415.77 kB
0 104
下载积分: 2 下载次数: 1

代码说明:

设计一个能进行时、分、秒计时的十二小时制或二十四小时制的数字钟,并具有定时与闹钟功能,能在设定的时间发出闹铃音,能非常方便地对小时、分钟和秒进行手动调节以校准时间,每逢整点,产生报时音报时。 实验平台: 1. 一台PC机; 2. MAX+PLUSII10.1。 Verilog HDL语言实现,还有完整的实验报告-The design of a can be hours, minutes, seconds time of 12 hours or 24 hours system, digital clock, and has from time to time with the alarm clock function, can be set to issue a sound alarm can be very convenient to hours, minutes and seconds for manual adjustment to calibrate the time, whenever there is the whole point, resulting in timekeeping timekeeping tone. Experimental platform: 1. A PC machine 2. MAX+ PLUSII10.1. Verilog HDL language, as well as a complete experimental report

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • telephone-cost-metering
    该程序用来实现电话计时以算取费用,比较简单(telephone cost metering verilog code)
    2013-11-03 19:45:00下载
    积分:1
  • EX11_RS232
    F2812串口通信,用于串口通信时使用,可以在线调整(F2812 serial communication, is used for serial communication can be adjusted online)
    2013-05-23 14:58:33下载
    积分:1
  • s5pv-u-boot-LCD-display
    s5pv-u-boot-2011.06之增加LCD显示功能(s5pv-u-boot-2011.06 Increase LCD display function)
    2013-03-14 09:45:18下载
    积分:1
  • cycloneIII_3c120_dev_power_demo
    cycloneIII_3c120_dev_power_demo atlera公司官方例程(cycloneIII_3c120_dev_power_demo atlera company official routines)
    2014-12-15 17:09:14下载
    积分:1
  • FFT_64
    64点FFT设计,基于FPGA频域的设计PPT,基4算法(64 point FFT design, based on FPGA frequency domain design, PPT, base 4 algorithm)
    2021-01-14 16:08:48下载
    积分:1
  • DE2-chinese-user-manual
    友晶 altera DE2开发板中文用户手册,对DE2开发板的完整介绍。(DE2 development board Chinese user manual, a complete description of the DE2 board.)
    2012-04-12 10:28:30下载
    积分:1
  • cic_4_dec
    实现4倍抽取的CIC抽取滤波器模块的Verilog实现,在对数据进行抽取之前,首先进行滤波(Extracted 4 times realize CIC decimation filter module Verilog realize that in the data collected before the first filter)
    2008-07-08 16:23:03下载
    积分:1
  • verilog_lab_solution
    Verilog 实验代码。。。经典的,里面都是完整的项目文件。 ISE环境。(Verilog test code. . . Classic, which is a complete project file. ISE environment.)
    2011-12-01 23:44:40下载
    积分:1
  • uart
    一个实用的uart协议模块,使用verilog 实现(A practical uart protocol modules, use verilog to achieve)
    2013-07-25 11:43:34下载
    积分:1
  • Tuart_tx_rxh
    该工程用verilog编写,已通过串口调试助手调试通过,接收模块采采用8倍波特率采样数据,有较好的滤波功能,在PC上完成自发自收功能。 (The project is written in verilog debugging through serial debugging assistant, adopted 8 times the baud rate sampling data receiver module, better filtering done on the PC spontaneous self-closing function.)
    2012-08-26 10:39:49下载
    积分:1
  • 696518资源总数
  • 105159会员总数
  • 5今日下载