登录
首页 » VHDL » 设计一个可以小时、分钟、12小时或24小时和秒的时间…

设计一个可以小时、分钟、12小时或24小时和秒的时间…

于 2022-07-22 发布 文件大小:415.77 kB
0 64
下载积分: 2 下载次数: 1

代码说明:

设计一个能进行时、分、秒计时的十二小时制或二十四小时制的数字钟,并具有定时与闹钟功能,能在设定的时间发出闹铃音,能非常方便地对小时、分钟和秒进行手动调节以校准时间,每逢整点,产生报时音报时。 实验平台: 1. 一台PC机; 2. MAX+PLUSII10.1。 Verilog HDL语言实现,还有完整的实验报告-The design of a can be hours, minutes, seconds time of 12 hours or 24 hours system, digital clock, and has from time to time with the alarm clock function, can be set to issue a sound alarm can be very convenient to hours, minutes and seconds for manual adjustment to calibrate the time, whenever there is the whole point, resulting in timekeeping timekeeping tone. Experimental platform: 1. A PC machine 2. MAX+ PLUSII10.1. Verilog HDL language, as well as a complete experimental report

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 1
    说明:  matlab code for JTAG cable checking
    2014-02-04 19:27:39下载
    积分:1
  • Short-Protograph-Based-LDPC-Codes-
    LDPC码的短循环对LDPC码性能的影响 (Short Protograph-Based LDPC Codes)
    2013-04-21 19:06:42下载
    积分:1
  • seven_lcd
    七段数码管显示的时钟程序VHDL代码 ISE编译环境(SEVEN seg VHDL ISE CLOCK)
    2009-12-08 11:09:15下载
    积分:1
  • fir滤波器,Verilog语言写的,容易看懂
    fir滤波器,Verilog语言写的,容易看懂-fir filter, Verilog language written in easy to understand
    2023-03-26 01:30:04下载
    积分:1
  • ytupn
    Very suitable for the study using computer vision, Analysis of the signal time domain, frequency domain, cepstrum, cyclic spectrum, etc. The performance of the program has reached a high level.
    2017-09-02 18:07:13下载
    积分:1
  • VIVADO 从此开始-2017.1-265_14090262
    VIVADO 从此开始,详细讲解了vivado,FPGA开发工具的使用,对于初学者学习VIVADO工具很有用。(VIVADO from now on, explained in detail the use of vivado, FPGA development tools, for beginners to learn VIVADO tools very useful.)
    2020-07-16 11:58:49下载
    积分:1
  • kouyu
    考研复试口语,适合计算机专业考研复试口语专业课(Traditional Interview spoken, spoken for Specialized Computer Traditional Interview)
    2011-04-26 16:05:11下载
    积分:1
  • verilog8
    Learning Verilog Chinese Version Part 8
    2012-06-15 06:04:00下载
    积分:1
  • fwPVerlilog
    68013与FPGA的通信,包含了固件程序与verilog程序(68013 and FPGA communication, including firmware and verilog program)
    2013-06-19 16:04:40下载
    积分:1
  • 05_key_test
    说明:  利用FPGA实现对外设按键的控制,例如用户库用按键控制跑马灯的效果(FPGA is used to realize the control of external keys, such as the effect of user database using keys to control the running horse lamp)
    2020-06-16 10:00:11下载
    积分:1
  • 696518资源总数
  • 104298会员总数
  • 46今日下载