登录
首页 » VHDL » CODE_VHDL_AUTO COUNTING 0 TO 9(Đếm từ 0 đến 9 hiển thị 1 led 7 đoạn)

CODE_VHDL_AUTO COUNTING 0 TO 9(Đếm từ 0 đến 9 hiển thị 1 led 7 đoạn)

于 2022-07-22 发布 文件大小:122.93 kB
0 146
下载积分: 2 下载次数: 1

代码说明:

CODE_VHDL_AUTO COUNTING 0 TO 9(Đếm từ 0 đến 9 hiển thị 1 led 7 đoạn)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • cic_compiler_ds613
    说明:  国外的CIC补偿滤波器设计文件,非常有用(Abroad, CIC compensation filter design files, very useful)
    2010-03-21 13:56:49下载
    积分:1
  • A4_Oscilloscope_Top
    数字示波器实验,利用AD、DA和VGA三个外设来实现简易示波器,DA外设发送正弦波给AD外设,AD外设解析成数字信号将数据送给VGA外设进行显示。在VGA上可以看到DA外设发送的波形、波形频率和波形峰峰值。(In the experiment of digital oscilloscope, AD, DA and VGA are used to realize simple oscilloscope. DA peripheral transmits sine wave to AD peripheral. AD peripheral resolves into digital signal and sends data to VGA peripheral for display. The waveform, waveform frequency and peak value of DA peripheral can be seen on VGA.)
    2019-03-13 10:45:10下载
    积分:1
  • RTC
    verilog编写的RTC(实时时钟)包含APB总线接口、时钟计时部分等(verilog prepared by the RTC (real time clock) contains APB bus interface, clock time some other)
    2009-12-19 23:51:50下载
    积分:1
  • 可以实现对任意波形分任意频,分频加减通过按键实现。
    可以实现对任意波形分任意频,分频加减通过按键实现。-Can be achieved for any arbitrary waveform at frequency, frequency addition and subtraction through the keys to achieve.
    2022-01-29 02:49:45下载
    积分:1
  • SimpleVOut-master
    说明:  SimpleVOut (SVO) is a simple set of FPGA cores for creating video signals in various formats. The cores connect using AXI-streams. Most configurations (resolution, framerate, colordepth, etc.) are set at compile-time using Verilog parameters. See svo_defines.vh for details on those parameters.
    2020-06-24 21:20:01下载
    积分:1
  • 介绍了FPGA设计的十大准则,对初学者很有用,对于工作多年的同志,也会有整理总结的好处...
    介绍了FPGA设计的十大准则,对初学者很有用,对于工作多年的同志,也会有整理总结的好处-Describes the FPGA design of the top ten criteria are useful for beginners, for many years comrades, there will be finishing the benefits of the summary
    2022-05-09 01:58:50下载
    积分:1
  • LaurentCPM
    Laurent程序,用于CPM信号的调制,接收和分解,译码,以及判断(Laurent procedures for CPM modulation of the signal, and decomposition receiving, decoding, and to determine)
    2013-08-16 01:32:40下载
    积分:1
  • 33
    说明:  高速宽带数字调制技术的研究,该论文也是非常经典的,希望对大家有帮助(High-speed broadband digital modulation technology, the paper is also very classic, I hope all of you help)
    2009-07-03 11:47:02下载
    积分:1
  • rs485_uart
    fpga的RS485代码,非常容易,适合学习(the code of rs485 in fpga, very easy,suitable for learning)
    2019-07-11 14:24:54下载
    积分:1
  • PIC16系列单片机的Verilog描述的完整性
    完整的PIC16系列单片机verilog描述-A complete description of PIC16 series of microcontrollers verilog
    2022-07-23 07:13:49下载
    积分:1
  • 696518资源总数
  • 106215会员总数
  • 5今日下载