登录
首页 » VHDL » CODE_VHDL_AUTO COUNTING 0 TO 9(Đếm từ 0 đến 9 hiển thị 1 led 7 đoạn)

CODE_VHDL_AUTO COUNTING 0 TO 9(Đếm từ 0 đến 9 hiển thị 1 led 7 đoạn)

于 2022-07-22 发布 文件大小:122.93 kB
0 145
下载积分: 2 下载次数: 1

代码说明:

CODE_VHDL_AUTO COUNTING 0 TO 9(Đếm từ 0 đến 9 hiển thị 1 led 7 đoạn)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • SOPC软件编程基础,用实例讲解,非常适合初学者。
    SOPC软件编程基础,用实例讲解,非常适合初学者。-SOPC software programming foundation, using examples to explain, very suitable for beginners.
    2022-09-22 10:45:04下载
    积分:1
  • bit7_Binary_to_BCD_LED
    二进制转十进制BCD码 Verilog语言 quartusII(Binary to decimal BCD code Verilog language quartusII)
    2013-09-14 16:49:39下载
    积分:1
  • USB
    实现FPGA与PC通信的USB2.0接口,采用verilog语言实现(Implementation of FPGA and PC communication USB2.0 interface, using Verilog language to achieve)
    2021-02-22 21:59:41下载
    积分:1
  • Decimal precision counts, classic written, easy learning and reference for all t...
    十进制精确计数,经典写法,便于学习与参考,供大家分享-Decimal precision counts, classic written, easy learning and reference for all to share
    2022-03-24 02:37:10下载
    积分:1
  • c_fir_ppt
    C语言写得FIR滤波器代码,简单实用,是学习滤波器设计的好材料,附带PPT滤波器设计说明(C language written FIR filter code, simple and practical, is a good learning materials of filter design, with PPT filter design )
    2020-07-04 03:00:02下载
    积分:1
  • 8051core
    一款非常实用的8051IPcore,本人现在做soc的控制部分就是它。(A very useful 8051IPcore, I now control part of the soc is doing it.)
    2010-11-02 10:10:32下载
    积分:1
  • Lpfilter_20190503
    说明:  环路滤波器是通信信号调制解调中最重要的一个部分,环路滤波器设计的好坏将直接影响到接收机的性能指标,二阶锁频辅助三阶锁相环路滤波器可以稳定跟踪具有加加速度的信号源,是现代通信中非常实用的技术,本文中详细编写了单载波信号产生模块、信道噪声模块、数字正交下变频模块、鉴频鉴相模块、环路滤波器模块,并包含了完整的testbench模块,对于初学者非常有用。(Loop filter is the most important part of communication signal modulation and demodulation. The design of loop filter will directly affect the performance index of receiver. The second-order frequency locking assisted third-order phase-locked loop filter can stably track the signal source with acceleration speed, which is a very practical technology in modern communication. In this paper, the single carrier signal generation module and channel noise are written in detail Sound module, digital orthogonal down conversion module, frequency and phase detection module, loop filter module, and contains a complete testbench module, which is very useful for beginners.)
    2020-11-11 01:27:25下载
    积分:1
  • cycle_measure
    测量周期,此程序已经在EP2C板子上成功实现(mesure cycle)
    2013-08-29 16:09:17下载
    积分:1
  • vivek
    THIS IS A SOURCE CODE FOR LIFT IN VHDL LANGUAGE
    2012-04-08 02:01:07下载
    积分:1
  • VHDL
    产生svpwm波形,可以参考下载,以便学习交流(gennerate SVPWM wave)
    2017-11-21 15:38:29下载
    积分:1
  • 696518资源总数
  • 106215会员总数
  • 5今日下载