登录
首页 » VHDL » 十六进制7Segment时钟

十六进制7Segment时钟

于 2022-07-13 发布 文件大小:3.99 kB
0 115
下载积分: 2 下载次数: 1

代码说明:

十六进制计数器递增 ALTERA FPGA 板 7 段显示器上的每一秒。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • GMSK调制基带眼图仿真源代码
    GMSK调制基带眼图仿真源代码,基于MATLAB(GMSK modulation baseband eye diagram simulation source code, based on MATLAB)
    2020-06-28 11:40:01下载
    积分:1
  • Verilog1
    这个程序为通信中的16QAM调制程序,可用于无线或有线通信系统的调制仿真之用。(The 16QAM modulation communication this program can be used for wireless or wired communication system modulation simulation purposes.)
    2013-05-16 17:30:08下载
    积分:1
  • bp
    说明:  基于BP算法的LDPC译码程序,采用vhdl语言,bp算法(BP algorithm based on LDPC decoding program using vhdl language, bp algorithm)
    2016-04-12 16:59:55下载
    积分:1
  • 递增方式在4位数码管上向上计数显示从0000
    递增方式在4位数码管上向上计数显示从0000-0001->0002……..9999….0000….0001…. -- 利用CPLD设计了一个4位十进制计数器,并用数码管显示当前计数值-Incremental approach in the four counts upward digital tube display from 0000-0001-
    2022-11-11 14:10:03下载
    积分:1
  • i2c bus project implementation can be used in altera verification environment
    i2c总线的工程实现,可以用在altera环境下验证-i2c bus project implementation can be used in altera verification environment
    2022-04-29 14:30:18下载
    积分:1
  • Verilog_HDL
    华为文档《硬件描述语言Verilog基础》-目录 原来搞VHDL,刚刚开始学Verilog。觉得这个入门的提纲不错,共享一下。 (Huawei Documents " basic Verilog Hardware Description Language" - the original directory engage in VHDL, just beginning to learn Verilog. Feel that the entry of the outline of a good, share some.)
    2009-02-21 18:02:37下载
    积分:1
  • Meyers-Wavelet.txt
    Meyers wavelet. DWT VHDL.
    2011-10-10 22:01:44下载
    积分:1
  • verilog编写的1024点的fft快速傅立叶变换代码
    说明:  FFT 1024 point, in 10 state
    2020-12-18 20:29:11下载
    积分:1
  • A " percentage of seconds, seconds, minutes," digital stopwatch timer c...
    一个具有“百分秒,秒,分”计时功能的数字跑表,可以实现一个小时以内的精确至百分之一秒的计时。 数字跑表的显示读者可以通过编写数码管显示程序来实现,本训练只给出数字跑表的实现过程。 读者还可以通过增加小时的计时功能,实现完整的跑表功能。-A " percentage of seconds, seconds, minutes," digital stopwatch timer can be achieved within an hour of precision to the hundredth of a second time. Digital stopwatch readers can display the digital display through the preparation of procedures to achieve, given the training is only the realization of the process of digital stopwatch. Readers can also function to increase hours of time to achieve full stopwatch function.
    2022-05-05 18:35:57下载
    积分:1
  • DMA
    针对QUARTUS的DMA的VHDL代码实现(DMA Controller Code in VHDL)
    2009-07-04 23:14:32下载
    积分:1
  • 696518资源总数
  • 106268会员总数
  • 10今日下载