登录
首页 » Verilog » verilog实现有限域GF(28)弱对偶基乘法器

verilog实现有限域GF(28)弱对偶基乘法器

于 2022-07-03 发布 文件大小:1.66 kB
0 66
下载积分: 2 下载次数: 1

代码说明:

采用verilog实现的有限域GF(28)弱对偶基乘法器,本原多项式: p(x) = x^8 + x^4 + x^3 + x^2 + 1 ,多项式基: {1, a^1, a^2, a^3, a^4, a^5, a^6, a^7},弱对偶基: {1+a^2, a^1, 1, a^7, a^6, a^5, a^4, a^3+a^7}

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • DAC2902
    verilog编写的DAC2902程序,用于高速的数模转换(verilog language,using for DAC2902 digital analog converter)
    2011-08-07 14:29:54下载
    积分:1
  • Verilog数字系统设计教程(第二版) 夏宇闻
    说明:  Verilog数字系统设计教程(第二版) 夏宇闻(Verilog Digital System Design Course (2nd Edition) Xia Yuwen)
    2020-06-20 18:40:02下载
    积分:1
  • SPI_Master
    此代码是SPI接口的Master的Verilog源代码,经上板测试是没有问题的,请大家放心使用 (This code SPI Interface Master of Verilog source code, there is no problem on board test, please rest assured to use)
    2021-02-25 09:19:38下载
    积分:1
  • chuankou_huihuan
    FPGA与PC端实现串口数据的收发,先从PC端接收数据,然后发回给电脑,可通过串口助手验证。(The serial port data is sent and received between the FPGA and the PC. First, the data is received from the PC, and then sent back to the computer. It can be verified by the serial port assistant.)
    2020-06-16 10:20:01下载
    积分:1
  • LDPC_en-decoder-master
    说明:  LDPC的编解码的实现,适合初学者学习,大家可以多交流(The implementation of LDPC Encoding and decoding is suitable for beginners to learn)
    2021-04-21 16:18:49下载
    积分:1
  • JIAOTONGDENG
    用VERILOG实现 交通灯控制,且运行正确,希望有帮助(Use VERILOG implementation traffic light control, and operation right, hope to have help)
    2014-01-05 20:38:03下载
    积分:1
  • iq_balance
    调整iq幅度不平衡的模块,可以解决载漏和边带问题。(Iq amplitude imbalance adjustment module can be resolved carrier and sideband leakage problems.)
    2021-04-23 17:48:47下载
    积分:1
  • 图像中值滤波FPGA实现
    基于FPGA的图像算法实现,包含了matlab的算法验证,利用xilinx的开发环境在FPGA上实现了算法,最终通过了验证。
    2022-01-24 14:43:02下载
    积分:1
  • water_light
    Verilog语言的流水灯设计程序,对初学者很有用。(Water lights Verilog language design program useful for beginners.)
    2015-03-15 13:48:43下载
    积分:1
  • ISE为开发环境,Verilog语言编写程序
    以ISE为开发环境,Verilog语言编写程序。功能:FPGA控制 LCD_1602动态显示秒表(In the development environment of ISE, Verilog language is used to write programs. Function: LCD_1602 dynamic display stopwatch controlled by FPGA)
    2020-06-20 00:00:02下载
    积分:1
  • 696518资源总数
  • 104622会员总数
  • 14今日下载