登录
首页 » VHDL » Synopsys 8051 IP core documentation.

Synopsys 8051 IP core documentation.

于 2022-06-26 发布 文件大小:1.12 MB
0 66
下载积分: 2 下载次数: 1

代码说明:

Synopsys 8051 IP core documentation.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 自动售货机的VHDL程序与仿真VHDL源代码
    自动售货机VHDL程序与仿真的vhdl的源代码-Vending machine VHDL procedures and simulation of vhdl source code
    2022-04-12 03:18:12下载
    积分:1
  • Flash
    说明:  FPGA Verilog控制FLASH片外读写(Verilog Controls FLASH Out-of-Chip Read-Write)
    2020-06-22 21:40:01下载
    积分:1
  • FPGA_DSP
    《FPGA数字信号处理与工程应用实践附光盘》配套源代码(FPGA DSP and their applications with verilog HDL)
    2020-07-01 16:00:01下载
    积分:1
  •  M4A564/32 CPLD VHDLA程序,调试可用,51扩展.
     M4A564/32 CPLD VHDLA程序,调试可用,51扩展.-M4A564/32 CPLD VHDLA procedures, debugging is available, 51 to expand.
    2023-08-25 16:25:03下载
    积分:1
  • Temperature measurement Using LabVIEW FPGA, Spartan3E, PMODTMP
    Temperature measurement Using LabVIEW FPGA, Spartan3E, PMODTMP
    2022-03-05 00:22:10下载
    积分:1
  • last
    verilog,FPGA的TDC电路设计(verilog ,TDC base on FPGA)
    2021-01-04 18:48:54下载
    积分:1
  • ODriveFPGA-master
    使用FPGA控制永磁同步电机的代码,实现对永磁同步电机的控制功能。(Motor control by using FPGA)
    2020-10-29 09:19:58下载
    积分:1
  • FIFO
    This is a simple example of FIFO(first in and first out) module written in verilog code(This is a simple example of FIFO (first in and first out) module written in verilog code)
    2013-10-04 00:41:42下载
    积分:1
  • mig_7series_v1_9
    DDR3控制器源码,针对XilinxFPGA的DDR3控制器的源码,已经验证通过。(DDR3 Controller,complete DDR3 controll,have pass verificaion.)
    2016-08-16 09:27:43下载
    积分:1
  • CXFlt
    通信系统中的基带信号处理中的成型滤波器代码,已经通过编译。(Communication system baseband signal processing shaping filter code, has passed the compilation.)
    2015-03-24 09:43:05下载
    积分:1
  • 696518资源总数
  • 104313会员总数
  • 30今日下载