登录
首页 » VHDL » 用VHDL实现一个四位十进制计数器来进行计数,并且仿真通过

用VHDL实现一个四位十进制计数器来进行计数,并且仿真通过

于 2022-06-18 发布 文件大小:571.00 B
0 63
下载积分: 2 下载次数: 1

代码说明:

用VHDL实现一个四位十进制计数器来进行计数,并且仿真通过-To use VHDL to achieve a 4 decimal counter to count, and the simulation through the

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Fractional_Time_Delay
    Used for Time shifting discrete signals, it can do both integral and fractional sampling period delay. Original.
    2020-12-16 22:29:12下载
    积分:1
  • VGA count, PSW2 inverse control is counting? Reduced count, pop
    VGA计数,PSW2控制正逆计数,按下递减计数,弹起正向计数。利用VGA作为输出设备,显示计数值。-VGA count, PSW2 inverse control is counting? Reduced count, pop-up being counted. The use of VGA as the output equipment, revealed count.
    2022-04-17 09:49:34下载
    积分:1
  • Tun2CNk2
    FPGA实现DSP的Verilog 示例(FPGA realization of DSP-Verilog Example)
    2008-05-05 17:08:19下载
    积分:1
  • 用FPGA实现数字锁相环,开发环境为ISE
    用FPGA实现数字锁相环,开发环境为ISE-Using FPGA digital phase-locked loop, development environment for ISE
    2022-06-22 05:34:34下载
    积分:1
  • gundong
    说明:  通过按键输入学号,并循环显示: 电路功能描述:通过Ego1上的按键输入自己的学号(8位10进制数),并存储在32位的寄存器中;8位10进制数输入完成后,实现滚动显示效果。(Enter the student number by pressing the key, and display it in a cycle: Circuit function description: input one's own student number (8-digit decimal number) through the key on ego1, and store it in 32-bit register; after the completion of 8-digit decimal number input, the scrolling display effect is realized.)
    2020-12-19 16:09:10下载
    积分:1
  • 对行为模型的全加器的VHDL代码
    工具;
    2022-04-18 04:42:27下载
    积分:1
  • Dual-Mode-Dual-Band-Filters
    本文介绍一种波导双模双带滤波器的设计方法。(This paper presents a new class of dual-mode dualband filters in which each polarization is dedicated to a selected band. The equivalent circuit is a parallel combination of two inline networks that represent each polarization. A transmission zero is generated between the two bands by properly adjusting the relative orientations of the input and output coupling apertures.)
    2013-03-12 18:08:33下载
    积分:1
  • HB1
    半带滤波器,用于sigma-delta DAC中的设计(Half-band filter for sigma-delta DAC design)
    2020-12-23 10:29:06下载
    积分:1
  • 并行通信代码(调试通过)
    并口通讯代码 并口通讯代码(调试通过) --该代码目前能实现单个字节的收发-Parallel communications code (debugging through)-- The code can now achieve a single byte of Transceivers
    2022-05-20 22:29:56下载
    积分:1
  • 由VHDL 语言实现的D触发器利用的是QUARTUES环境已经得到验证
    由VHDL 语言实现的D触发器利用的是QUARTUES环境已经得到验证-By the VHDL language using the D flip-flop is QUARTUES environment has been tested
    2022-05-08 21:19:33下载
    积分:1
  • 696518资源总数
  • 104298会员总数
  • 46今日下载