登录
首页 » Verilog » verilog fifo 代码

verilog fifo 代码

于 2022-05-22 发布 文件大小:74.61 MB
0 57
下载积分: 2 下载次数: 1

代码说明:

FIFO is a First-In-First-Out memory queue with control logic that manages  the read and write operations, generates status flags, and provides optional  handshake signals for interfacing with the user logic. It is often used to  control the flow of data between source and destination. FIFO can be  classified as synchronous or asynchronous depending on whether same clock  or different (asynchronous) clocks control the read and write operations. In  this project the objective is to design, verify and synthesize a synchronous  FIFO using binary coded read and write pointers to address the memory  array. FFIO full and empty flags are generated and passed on to source and  destination logics, respectively, to pre-empt any overflow or underflow of  data. In this way data integrity between source and destination is maintained.  The RTL description for the FIFO is

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 模拟Sim的简单代码
    module example_3_1(A, B, C, D, E);        output D, E;    input  A, B, C;    wire   w1;    and G1(w1, A, B);    not G2(E, C);    or  G3(D, w1, E); endmodule
    2022-10-09 10:35:03下载
    积分:1
  • can_controller
    基于FPGA的VHDL,can总线控制的设计与实现,在ISE下弄的。(FPGA-based VHDL, can control the design and implementation of the bus, get under the ISE' s.)
    2011-05-05 23:32:25下载
    积分:1
  • 用FPGA实现cordic算法
    用verilog语言实现codic算法,按照原理敲出的代码,经仿真代码正确,效果理想
    2022-07-11 04:17:04下载
    积分:1
  • 中值滤波verilog
    中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog中值滤波verilog
    2023-03-28 00:30:04下载
    积分:1
  • DDR3 SDRAM con
    基于 Xilinx FPGA,verilog 源代码,DDR3 SDRAM 控制。此程序分布在希望它有用,但没有任何担保; 你可以下载代码,并使用它自由。希望它能帮助你。谢谢你在检查。
    2022-01-25 18:44:30下载
    积分:1
  • i2c-configure-SAA7113
    i2c配置SAA7113,非常有用的程序,做视频采集类必看(i2c configure SAA7113)
    2013-12-25 16:37:37下载
    积分:1
  • 16ChannelDeserializer
    说明:  LVDS De-serialization
    2019-06-20 14:53:25下载
    积分:1
  • verilog黄金参考指南中文版
    Verilog 黄金参考指南是 Verilog 硬件描述语言及其语法 语义 合并以及将它应用到硬件设计的一个简明的快速参考指南。(Verilog Golden Reference Guide is a concise and fast reference guide for Verilog Hardware Description Language and its syntax and semantics merging and its application to hardware design.)
    2020-06-18 04:20:02下载
    积分:1
  • i2c代码(简单读写1字节数据)
    i2c代码 可以从eeprom中写入并读出一字节数据  并用led显示   已调试成功
    2022-05-28 11:05:56下载
    积分:1
  • md5
    MD5 算法在Xilinx FPGA上的实现,希望对大家有用。(MD5 algorithm in Xilinx FPGA Implementation, in the hope that useful to everyone.)
    2021-04-19 15:18:51下载
    积分:1
  • 696518资源总数
  • 104316会员总数
  • 17今日下载