-
UC1608-24064
UC1608 24064驱动 COG LCD驱动程序(UC1608 24064)
- 2011-09-09 08:24:24下载
- 积分：1
-
BPSK
说明： 八相移键控调制的Verilog程序，给出了各个子模块的程序，实现了信号调制。(Eight-phase shift keying modulation of the Verilog program, each module is given the procedures, the signal modulation.)
- 2011-02-24 13:15:15下载
- 积分：1
-
DE2115串口收发源码
利用DE2115开发板进行串口通信，完成串口的发送，将板子上的滑动按键的状态通过串口传至上位机，并且在LED上显示。
- 2023-08-21 05:35:05下载
- 积分：1
-
20190718 - Copy
说明： this files describes how to build i2c block modules in verilog hdl and programming them on an fpga device
- 2020-06-21 21:20:02下载
- 积分：1
-
Optimised_OMP
一种压缩感知信号恢复算法，针对贪婪迭代类算法中的正交匹配追踪（OMP)算法的改进。OMP在每次迭代过程中选择出的原子并不是最优的，无法使本轮迭代中残差的减少最大化。本例程实现了改进的最优OMP算法，即Optimised_OMP，保证每次迭代选出的原子与已选出的原子序列所构成的平面正交，因而可以使残差下降的更快，从而加速算法收敛。(A compressed sensing signal recovery algorithms track (OMP) algorithm and orthogonal matching algorithm greedy iterative class. The OMP selected atoms in each iteration of the process is not optimal, not be able to maximize the reduction of the residual in the current round of iteration. The routines to achieve the optimal OMP algorithm improvements that Optimised_OMP, to ensure that each iteration selected atoms with atomic sequence elected a plane orthogonal, and thus can make the residuals have declined even faster, thus speeding up the algorithm convergence.)
- 2021-03-08 10:19:29下载
- 积分：1
-
r80515
r80515源代码，包含说明文档。FPGA验证通过(r80515 source code, including documentation. Verified by FPGA)
- 2011-04-19 10:14:01下载
- 积分：1
-
verilog111.rar
verilog 的东西好好用的呢，那是verilog 学习者的必备东西哦(verilog things properly used it, it is an essential learners verilog things oh)
- 2007-05-20 10:23:46下载
- 积分：1
-
AES加密算法verilog源码
AES加密算法verilog源码
This project is the hardware implementation of the
Advanced Encryption Standard with a key size of 128 bits.
The implementation adheres to the FIPS-197 document which explains the same.The core can do both encryption as well as decryption.The documents aes_arch.doc and aes_tb_readme.txt give further details of the rtl implementation and test bench respectively. This code was written originally with 128 bit ports for both input and key but later converted to 64 bits each to save on i/o pins. It can be reverted back easily if one just changes the port widths and dispenses with the load signal in the top module and making approriate changes in process where load is used.Synthesis results have been included for Xilinx Spartan-3 device.The directory structure of the project is as under-
AES128
- 2023-05-16 03:30:03下载
- 积分：1
-
vivado-constraints
vivado软件中的时序约束参考资料，很详细，不同的约束种类对应不同的命令。(vivado-using-constraints)
- 2019-05-15 16:20:58下载
- 积分：1
-
123456789
给出了SVPWM算法的详细FPGA实现方法！(A detailed FPGA SVPWM algorithm to achieve the method!)
- 2017-04-05 13:50:53下载
- 积分：1
