-
Frame-synchronization
FPGA 帧同步源代码 调试无错误 ALTERA 平台(Frame synchronization
FPGA)
- 2011-06-21 10:41:22下载
- 积分:1
-
DC-DC
/功 能:1.实现与CPLD的通信,从而控制PWM的占空比. 2.实现LCD显示相关信息.
// 3.实现对键盘按键的判断和确定相应的操作. 4.实现对电压电流的检测.
// 5.实现过载保护功能,电流过大时,切断PWM输出,当排除过流故障后,自动恢复供电
// 6.实现用PID算法跟踪电压,实现稳压输出(/ Function: 1. Achieve communication with the CPLD to control the PWM duty cycle. 2 LCD Display relevant information.// 3. Realize the keyboard keys judgment and determine the appropriate action. 4. Achieve the voltage and current Detection// 5. achieve overload protection, current is too large, cut off the PWM output, when excluding overcurrent fault, automatically restore power// 6. achieve tracking voltage with PID algorithm to achieve the regulated output)
- 2013-05-23 16:28:30下载
- 积分:1
-
20190718
说明: uart implementation and documentation, this describes the basic steps in building your own uart module on verilog and programming them on an fpga device
- 2020-06-21 21:40:01下载
- 积分:1
-
axilite_axistream_bfm
axilite_axistream_bfm,有了这个仿真模型,可以模拟AXI总线的读写时序,开发用户自定义功能的IP核,再也不用频繁的下载到FPGA开发板中测试了,也不需要使用繁琐的逻辑分析仪如chipscope、signaltap等工具调试代码,一切bug都可以在仿真过程中解决掉。
- 2023-04-06 07:15:04下载
- 积分:1
-
PCI9052
用verilog语言编译的pci协议实现,而且有具体的电路图(Compiled with the verilog language pci protocol implementation, but also the specific circuit)
- 2010-01-06 19:17:39下载
- 积分:1
-
FPGA-basedhardwareimplementationofneuralnetworks
基于FPGA的神经网络硬件实现中的关键问题研究,适合用fpga研究神经网络的工程人员参考(FPGA-based hardware implementation of neural networks in the study of key issues for research with neural networks fpga reference works)
- 2009-04-15 05:44:09下载
- 积分:1
-
Spartan-6-PCIE_tutorial2
xilinx spartan 6 pcie 仿真教程,v2.4版本,主要是讲解如何使用pcie core和自己的用户逻辑级联仿真。(xilinx spartan 6 pcie sim tutorial ,tell readers how to sim using pcie core and user app logic,tool:questasim)
- 2020-11-23 19:19:34下载
- 积分:1
-
homework32
说明: 这是32位移位寄存器,是用verilog编写的,能够实现从1到31位的左或右的移位(This is a 32-bit shift register, is prepared verilog, can be realized from the 1-31 shift left or right)
- 2009-07-27 15:54:00下载
- 积分:1
-
AD
说明: FPGA实现的AD采样控制程序的源码,欢迎大家下载(FPGA implementation of the AD sampling control)
- 2021-04-14 21:18:55下载
- 积分:1
-
自己写的_MIPS CPU,根据MIPS指令集设计
自己写的_MIPS CPU,根据MIPS指令集设计,采用verilog编写,一步一步完善,结构简单清晰,可作为教学使用!
- 2022-10-14 13:05:03下载
- 积分:1