登录
首页 » VHDL » Circular_Buffer,流水线型多位缓存器,verilog语言描述。通过modelsim 6。0仿真,quartus 综合通过。...

Circular_Buffer,流水线型多位缓存器,verilog语言描述。通过modelsim 6。0仿真,quartus 综合通过。...

于 2022-05-10 发布 文件大小:1.39 kB
0 48
下载积分: 2 下载次数: 1

代码说明:

Circular_Buffer,流水线型多位缓存器,verilog语言描述。通过modelsim 6。0仿真,quartus 综合通过。-Circular_Buffer, type a number of buffer lines, verilog language description. Through modelsim 6. 0 simulation, quartus integrated through.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • main
    完整的GMSK调制及维特比译码,程序中包括了高斯滤波器的设计,调制相位的计算,并采用了维特比译码算法解调出原始码元,最后计算了其误码率。(Complete GMSK modulation and Viterbi decoding, the program includes a Gaussian filter design, the calculation of the phase modulation, and uses the Viterbi algorithm demodulates the source element, the final calculation of the bit error rate.)
    2020-11-03 16:19:54下载
    积分:1
  • 16_QAM
    用verilog 语言编译16QAM调制(a great complied code of 16QAM modulation for OFDM)
    2013-09-02 16:23:40下载
    积分:1
  • 基于fpga的交织编码器设计,主要讲叙如何在fpga上实现交织编码器。...
    基于fpga的交织编码器设计,主要讲叙如何在fpga上实现交织编码器。-something about turbo。
    2023-02-09 02:35:04下载
    积分:1
  • sp6ex15
    SRAM读写测试,每秒进行一次单字节SRAM读写,使用chipscope观察时序波形(SRAM read and write test, a single byte SRAM read and write every second, using chipscope to observe the timing waveform)
    2017-08-02 10:29:57下载
    积分:1
  • PCPU设计代码
    说明:  RISC 5级流水线CPU,带HAZARD处理(RISC 5 pipeline CPU with HAZARD processing)
    2020-06-24 04:00:01下载
    积分:1
  • Case-statement-described-4-1-Mux
    用case 语句描述的4 选1 Mux 源码程序,好用(-4 with a case statement described 1 Mux source program, easy to use)
    2012-10-21 09:47:32下载
    积分:1
  • 用VHDL语言写的,音乐演奏程序,范例歌曲为“青花瓷”片段。...
    用VHDL语言写的,音乐演奏程序,范例歌曲为“青花瓷”片段。-Using VHDL language, and music performance procedures, examples of songs as
    2022-05-30 16:58:33下载
    积分:1
  • mike11xns
    mike11河道断面处理软件,将断面格式写成11要求的格式(MIKE11 river section processing software, the section format 11 format )
    2021-04-06 17:29:02下载
    积分:1
  • This is is a bridge IP core to interface the Tensilica PIF bus protocol with the...
    This is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.-This is is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.
    2022-04-07 07:47:24下载
    积分:1
  • 系统介绍EDA技术的发展概述,相关概念,VHDL语言、MAX+PULS、QUARTUS的设计方法。...
    系统介绍EDA技术的发展概述,相关概念,VHDL语言、MAX+PULS、QUARTUS的设计方法。-System overview of the development of EDA technology, related concepts, VHDL language, MAX+ PULS, QUARTUS design method.
    2022-07-09 22:03:23下载
    积分:1
  • 696518资源总数
  • 104305会员总数
  • 11今日下载