登录
首页 » Verilog » FPGA、Verilog浮点计算加减乘除

FPGA、Verilog浮点计算加减乘除

于 2022-05-08 发布 文件大小:1.96 kB
0 55
下载积分: 2 下载次数: 1

代码说明:

FPGA、Verilog浮点计算加减乘除四则运算

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • cmsdk_apb_timer
    说明:  关于计时器 verilog语言,采用arm架构的m3,可以直接应用于soc(About timer verilog language, USES the arm architecture of m3, can be directly applied to soc)
    2021-04-26 12:38:45下载
    积分:1
  • UART_RX_
    说明:  fpga串口的发送程序基于verilog语言拿走不用谢。(The sending program of FPGA serial port is based on Verilog language.)
    2020-06-18 04:00:01下载
    积分:1
  • 11bit_Barker_code
    说明:  设计11位巴克码序列峰值检测器,巴克码相关器原理:巴克码相关器能够检测巴克码序列峰值,并且能够在1bits错误情况下检测巴克码序列峰值。(A 11-bit Barker code sequence peak detector is designed. The principle of Barker code correlator is that the Barker code correlator can detect the peak value of Barker code sequence and detect the peak value of Barker code sequence in the case of 1 bits error.)
    2020-06-21 14:00:01下载
    积分:1
  • DE2_70_Control_Panel_v1.3.0
    DE2-70开发板中附带的控制面板,可以读取存储器中的数据,这个可以正常连接和读取,有好几版本的,有的不能用,而这个经过我亲自测试。(DE2-70 development board comes with a control panel, you can read the data in the memory, this can be properly connected and read, there are several versions, and some can not be used, and this after I personally tested.)
    2012-10-06 22:29:11下载
    积分:1
  • BPSK
    先用Matlab理论仿真,再用Verilog语言在ISE环境下编写程序,可通过手机发送指令来控制上下变频器的参数。(Firstly, we use the theory of MATLAB to simulate, and then use Verilog language to write programs in ISE environment. The parameters of up-down converter can be controlled by sending instructions from mobile phone.)
    2020-06-19 22:40:02下载
    积分:1
  • 无线应用的Viterbi译码器的实现
    摘要:
    2022-07-04 06:23:17下载
    积分:1
  • APB 总线
    APB 总线。可以实现单个数据在总机与从机之间的读写功能(This can achieve the read and write functions of a single data between the master and the slave .)
    2017-08-22 16:04:06下载
    积分:1
  • AMBA BUS AHB/APB 的Verilog实现
    AMBA BUS AHB/APB 的Verilog实现 包含AHB Arbiter,AHB-APB Bridge,AHB ROM Slave,AHB RAM Slave 来自g2 Microsystems Pty. Ltd.
    2022-07-07 15:35:26下载
    积分:1
  • 数字频率合成原理
    就是生成原始波形数据,设计Verilog代码,把数据加载到初始ram中,再调用数据进行仿真,仿真实现波形还原,和进行合成之类。
    2022-09-27 09:25:08下载
    积分:1
  • banjian
    完成一个1位全减器的设计。以全减器为元件程序完成8位减法器设计。(Completed a one minus the whole design. Full reduction is to complete eight subtraction element program design.)
    2015-06-26 21:17:49下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载