登录
首页 » Verilog » verilog cpu代码

verilog cpu代码

于 2022-05-07 发布 文件大小:1.50 kB
0 59
下载积分: 2 下载次数: 1

代码说明:

2、处理器的指令系统采用了MIPS  CPU的常用指令,处理器结构参考MIPS的体系结构进行设计。总线宽度为32位。 3、完成的MIPS指令集: R型:SLLV,SRAV,ADDU,SUBU,AND,OR,XOR,NOR,SLT,JR J型:J I型:BLTZ,BGTZ,BEQ,LW,SW,ADDIU,SLTI,ANDI,ORI,XORI。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 2MW_wind_grid_inverter
    针对兆瓦级风电并网逆变器主电路研制中存在的并联扩容、开关频率较低和LCL滤波器难以优化设计等问题,提出了采用交流侧串接电感再进行并联的均流方案,采用载波移相技术提高变流器的等效开关频率,提出了LCL滤波器的设计原则,并给出了上述设计的理论依据和实现方法。通过对2兆瓦风电变流器主电路的仿真验证了上述技术方案。(MW-class wind power for grid-inverter main circuit of the parallel development of existing capacity, a lower switching frequency and LCL filter design difficult to optimize the problem, a series inductor AC side in parallel are further flow program, the use of carrier phase-shifting technology to enhance the equivalent converter switching frequency, a LCL filter design principles, and gives the above-mentioned theoretical basis for the design and implementation. 2 MW of wind power converter main circuit simulation program to verify the above-mentioned technology.)
    2009-04-28 09:16:38下载
    积分:1
  • SineGen
    Basic VHDL code to create a sine wave generator for an FPGA board.
    2014-01-24 01:04:15下载
    积分:1
  • 数码管显示
    在FPGA EGO1的口袋平台上实现数码管滚动显示学号的功能(Rolling on the digital tube to display the school number)
    2021-04-17 10:08:52下载
    积分:1
  • FPGA-basedhardwareimplementationofneuralnetworks
    基于FPGA的神经网络硬件实现中的关键问题研究,适合用fpga研究神经网络的工程人员参考(FPGA-based hardware implementation of neural networks in the study of key issues for research with neural networks fpga reference works)
    2009-04-15 05:44:09下载
    积分:1
  • AN65974
    CYPRESS官方给的FPGA程序,用于调试USB3.0接口(Verilog source files for debugging USB3.0 interface)
    2020-11-30 17:49:27下载
    积分:1
  • FPGA——IP_RAM实验
    说明:  FPGA——IP_RAM实验: 创建IPRAM核,单端口,10位地址线(256字节),8位数据线(每字节8byte),读写使能 input [9:0] address; input clock; input [7:0] data; input wren; //置1则写入 output [7:0] q; LNXmode:控制LEDC显示 1:mode1,从k1~k3输入data的低4位,ledb计时,从0~f,计时跳变沿读取k1~k3的值,存入RAM 8个数之后,从RAM输出数据,用leda显示,同样每秒变化一次(The experiment of FPGA-IP_RAM: Create IPRAM core, single port, 10 bit address line (256 bytes), 8 bit data line (8 byte per byte), read and write enablement)
    2020-06-22 04:20:02下载
    积分:1
  • fifo
    说明:  FPGA的fifo与dsp的emif接口测试程序(EMIF interface test program for FIFO and DSP of FPGA)
    2020-12-03 16:59:25下载
    积分:1
  • GPU_Programming_Guide_Chinese
    GPU编程的经典之作,值得一读。 GPU运算效率比CPU高出一截,学习GPU编程会大有裨益(a book for GPU_Programming)
    2012-10-19 16:32:00下载
    积分:1
  • MifFileGen
    VC++6.0软件生成Altera公司FPGA内部存储器ROM初始化数据mif格式文件。方便通过QuartusII导入波形等参数。强调这个是例子,生成的是一个定点的正弦数据表文件,需要用到的请自行修改源代码。(This software generates internal memory ROM initialization mif format data file for FPGA product by Altera. Facilitate the passage of the waveform parameters such as import QuartusII)
    2013-07-19 02:32:45下载
    积分:1
  • avnet_edk12_4_xbd_files
    安富利SP605开发板ISE12.4版本的XBD文件,里面包括了开发板所有的接口,包括硬件和软件设计(Avnet SP605 development board ISE12.4 version XBD file, which includes the development board all interfaces, including hardware and software design)
    2014-04-20 21:56:05下载
    积分:1
  • 696518资源总数
  • 104305会员总数
  • 11今日下载