-
FIFO
This is a simple example of FIFO(first in and first out) module written in verilog code(This is a simple example of FIFO (first in and first out) module written in verilog code)
- 2013-10-04 00:41:42下载
- 积分：1
-
-------
---- WISHBONE Wishbone_BFM IP Core----
--------
---- This file is par
---- ----
---- WISHBONE Wishbone_BFM IP Core ----
---- ----
---- This file is part of the Wishbone_BFM project ----
---- http://www.opencores.org/cores/Wishbone_BFM/ ----
---- ----
---- Description ----
---- Implementation of Wishbone_BFM IP core according to ----
---- Wishbone_BFM IP core specification document.---------
---- WISHBONE Wishbone_BFM IP Core----
--------
---- This file is part of the Wishbone_BFM project----
---- http://www.opencores.org/cores/Wishbone_BFM/----
--------
---- Description----
---- Implementation of Wishbone_BFM IP core according to----
---- Wishbone_BFM IP core specification document.
- 2022-05-26 15:36:06下载
- 积分：1
-
8051core
8051core-Verilog FPGA的51单片机内核源代码!
-8051core-Verilog FPGA 51 Singlechip kernel source code!
- 2023-02-06 02:20:03下载
- 积分：1
-
digital_tsmc018
180nm数字教学库，内含各种标准数字单元(180nm digital lib for education, including standard cells)
- 2020-12-14 14:49:14下载
- 积分：1
-
Basic-system-of-nexys3
the basic system of nexys3(soft core)
- 2012-09-21 23:41:14下载
- 积分：1
-
verilog 语言实例，对于新手学习有很大帮助的实例
verilog 语言实例，对于新手学习有很大帮助的实例-Examples of Verilog language, the novice has to learn very helpful examples of
- 2022-07-13 04:50:37下载
- 积分：1
-
用VHDL编写的串口通讯程序，包括几个不同的程序例子，也可以用verilog进行改写。...
用VHDL编写的串口通讯程序，包括几个不同的程序例子，也可以用verilog进行改写。
- 2023-09-04 22:05:02下载
- 积分：1
-
可综合的vhdl设计特点.pdf
可综合的vhdl设计特点.pdf-synthesizable VHDL design features. Pdf
- 2023-08-19 15:25:03下载
- 积分：1
-
Configurable cpu core that supports Z80, 8080 and gameboy instruction sets
Configurable cpu core that supports Z80, 8080 and gameboy instruction sets
- 2023-04-10 04:00:03下载
- 积分：1
-
一个简易的数字频率计，可以对一个输入的信号频率进行测量并显示输出，适合VHDL的初学者...
一个简易的数字频率计，可以对一个输入的信号频率进行测量并显示输出，适合VHDL的初学者-A simple digital frequency meter, you can enter the signal of a frequency measurement and display output, suitable for beginners VHDL
- 2022-06-20 21:46:49下载
- 积分：1
