登录
首页 » VHDL » 可综合的vhdl设计特点.pdf

可综合的vhdl设计特点.pdf

于 2023-08-19 发布 文件大小:98.13 kB
0 40
下载积分: 2 下载次数: 1

代码说明:

可综合的vhdl设计特点.pdf-synthesizable VHDL design features. Pdf

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • brazorobotico
    Brazo robotico proyecto para laboratorio
    2015-02-21 05:57:29下载
    积分:1
  • Electronic code lock procedure, enter the correct password, the lock will open,...
    电子密码锁程序,密码输入正确之后,锁就打开,如果输入的三次的密码不正确,就锁定按键3秒钟,同时发现报警声-Electronic code lock procedure, enter the correct password, the lock will open, if entered incorrect password three times, on the lock button 3 seconds, also found the sound alarm
    2022-07-19 14:11:19下载
    积分:1
  • 电子时钟
    基于DE2-115的数字时钟 1.液晶显示,数码管显示 2.整点报时 3.闹钟 4.设置时间 5.设置闹钟(Digital clock based on DE2-115 1. LCD display, digital tube display 2. whole point 3. alarm clock 4. setting time 5. set the alarm clock)
    2021-03-06 23:39:29下载
    积分:1
  • 适用于满足I2C协议的flash读/写操作程序,只需要设置要读/写的字节数,就可以直接使用!...
    适用于满足I2C协议的flash读/写操作程序,只需要设置要读/写的字节数,就可以直接使用!-Applicable to meet the I2C protocol flash read/write operations, only need to set to read/write number of bytes can be used directly!
    2023-04-08 02:50:03下载
    积分:1
  • ethernet_mac-master
    ethernet mac vhdl verilog basic
    2019-03-30 15:47:25下载
    积分:1
  • wide_cbf
    宽带波束形成,设计FIR滤波器系数。带宽为500Hz--700Hz,采样率为3000Hz,对白噪声序列进行滤波,即得到有限带宽的宽带时域信号(Broadband beamforming design FIR filter coefficients. Bandwidth of 500Hz- 700Hz, sampling rate of 3000Hz, filtered white noise sequence, ie limited bandwidth broadband time domain signal)
    2013-03-19 09:40:45下载
    积分:1
  • FPGA
    fpga 设计全攻略,很好的fpga入门提高资料(the fpga design Raiders, good fpga the Getting Started improve data)
    2012-12-09 19:03:23下载
    积分:1
  • tlk2711test
    用verilog语言实现了tlk2711serdes芯片的高速串行功能,包含工程与仿真文件,亲测可用(Using Verilog language to achieve a high-speed serial tlk2711serdes chip function, including the project and the simulation file, pro test available)
    2020-12-29 23:39:00下载
    积分:1
  • ag-overview
    说明:  agilex fpga description
    2019-05-13 18:21:04下载
    积分:1
  • hand_shake
    握手程序,可以完美实现跨时钟域的数据传输(handshake and testbench,verilog HDL)
    2011-11-22 21:05:38下载
    积分:1
  • 696518资源总数
  • 104313会员总数
  • 30今日下载