-
CODE_VHDL_COUNTING 电路时钟运动显示期间 LED 7 （MẠCH ĐẾM ĐỒNG HỒ THỂ 邵族 HIỂN THỊ 领导 7 ĐOẠN）
CODE_VHDL_COUNTING 电路时钟运动显示期间 LED 7 （MẠCH ĐẾM ĐỒNG HỒ THỂ 邵族 HIỂN THỊ 领导 7 ĐOẠN）
- 2022-01-25 22:02:59下载
- 积分：1
-
FDDDDRSDRAMP
一种基于FPGA 实现DDDR SDRAM的控制器
(DDDR SDRAM controller based on FPGA)
- 2012-08-29 23:52:53下载
- 积分：1
-
mvb_altera_may-02
altera mvb fpga sopc 设计参考文档，有一定价值(mvb fpga sopc Design scheme)
- 2015-01-15 17:15:33下载
- 积分：1
-
DAC2902
verilog编写的DAC2902程序，用于高速的数模转换(verilog language,using for DAC2902 digital analog converter)
- 2011-08-07 14:29:54下载
- 积分：1
-
vhdlcoder
VDHL的简单DEMO演示，有利于初学者学习使用(VDHL simple demo DEMO will help beginners learn to use)
- 2008-01-16 15:44:44下载
- 积分：1
-
实现dds功能，利用quartus软件，
子模块包括加法器，锁相环，date...
实现dds功能，利用quartus软件，
子模块包括加法器，锁相环，date-rom
利用原图将各模块综合，利用ps2键盘控制频率及相位。-Dds realize functions, using Quartus software, sub-modules including the adder, phase-locked loop, date-rom image to the module using integrated, using ps2 keyboard to control the frequency and phase.
- 2022-01-26 04:52:55下载
- 积分：1
-
music
说明： 是用VHDL语言编写的乐曲演奏程序，详细的写了各个模块的子程序(VHDL language is the music playing program)
- 2009-08-17 08:52:31下载
- 积分：1
-
ahb2apb-master
ahb to apb master and slave
- 2018-03-06 00:27:56下载
- 积分：1
-
Project12112011
Program for Code Gerneration
- 2011-11-13 19:14:08下载
- 积分：1
-
NEW
Verilog投币式手机充电仪
清华大学数字电子技术基础课程EDA大作业。刚上电数码管全灭，按开始键后，数码管显示全为0。输入一定数额，数码管显示该数额的两倍对应的时间，按确认后开始倒计时。输入数额最多为20。若10秒没有按键，数码管全灭。(Verilog coin operated cell phone charger
EDA major homework of digital electronic technology foundation course, Tsinghua University. Just put on the digital tube completely extinguished, press the start button, the digital tube display is 0. Enter a certain amount, the digital tube shows the amount of double the corresponding time, according to the confirmation began countdown. The maximum amount of input is 20. If there is no button in 10 seconds, the digital tube will die out.)
- 2020-12-10 16:29:20下载
- 积分：1
