登录
首页 » VHDL » A complete viterbi coding procedures, the use of VHDL language, as well as test...

A complete viterbi coding procedures, the use of VHDL language, as well as test...

于 2022-04-12 发布 文件大小:222.68 kB
0 88
下载积分: 2 下载次数: 1

代码说明:

一个完整的viterbi编码程序,使用vhdl语言编写,还有测试程序-A complete viterbi coding procedures, the use of VHDL language, as well as test procedures

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • TEXTIO_Import_txt_Matlab
    将FPGA设计仿真结果数据写入到txt记事本中,然后通过Matlab读取txt中的数据并显示图像(write the FPGA simulation result data into textbook,and read these data from textbook and display image in Matlab)
    2012-12-28 13:42:57下载
    积分:1
  • multi16
    有符号16位乘法器。经典booth编码。拓扑结构为wallance树。加法器类型是进位选择加法器。(Number system: 2 s complement Multiplicand length: 16 Multiplier length: 16 Partial product generation: PPG with Radix-4 modified Booth recoding Partial product accumulation: Wallace tree Final stage addition: Carry select adder )
    2013-01-01 14:13:58下载
    积分:1
  • UC3842
    基于uc3842的反激电路的saber仿真模型,可调制,波形结果完美(The saber of the flyback circuit simulation model based on uc3842, modulation, waveform perfect results)
    2015-05-06 21:52:14下载
    积分:1
  • 我用VHDL写的正弦,用FPGA内部ROM,有仿真testbench,在quartus里可以运行。在板子里已经验证...
    我用VHDL写的正弦,用FPGA内部ROM,有仿真testbench,在quartus里可以运行。在板子里已经验证-I used to write VHDL sinusoidal, using FPGA internal ROM, has simulation testbench, you can run in Quartus. Yard has already been verified in the plates
    2022-07-25 14:12:00下载
    积分:1
  • bingchuan
    说明:  简单的vhdl的四位并串转换程序,可以实现数据的并串转换(Simple vhdl string of four and the conversion process, can convert the data and the string)
    2011-04-02 12:16:35下载
    积分:1
  • MVB通信架构和流程图
    MVB架构流程图。MVB开发用,大连海天资料(MVB development, Dalian Haitian data)
    2018-09-17 21:39:23下载
    积分:1
  • 多进制数字频率调制(MFSK)系统VHDL程序
    多进制数字频率调制(MFSK)系统VHDL程序-Multi-band digital frequency modulation (MFSK) system VHDL procedures
    2022-04-16 11:59:01下载
    积分:1
  • MUX
    Multipleksor 3 to 1 - 3x1bit in, 1x1bit out
    2013-09-18 16:21:25下载
    积分:1
  • 16ChannelDeserializer
    说明:  LVDS De-serialization
    2019-06-20 14:53:25下载
    积分:1
  • myAdc9248
    CycloneIV控制采样芯片AD9248-20MHz,VHDL语言(CycloneIV control sampling chip AD9248-20MHz, VHDL language)
    2017-01-31 21:55:26下载
    积分:1
  • 696518资源总数
  • 105171会员总数
  • 15今日下载