登录
首页 » VHDL » 实现dds功能,利用quartus软件, 子模块包括加法器,锁相环,date...

实现dds功能,利用quartus软件, 子模块包括加法器,锁相环,date...

于 2022-01-26 发布 文件大小:2.72 MB
0 52
下载积分: 2 下载次数: 1

代码说明:

实现dds功能,利用quartus软件, 子模块包括加法器,锁相环,date-rom 利用原图将各模块综合,利用ps2键盘控制频率及相位。-Dds realize functions, using Quartus software, sub-modules including the adder, phase-locked loop, date-rom image to the module using integrated, using ps2 keyboard to control the frequency and phase.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • RS码译码器
    采用VHDL语言实现基于BM算法的RS译码器,附件为整个工程文件,内附波形仿真图。程序在QUARTUS II 9.0下仿真通过
    2022-06-03 16:19:45下载
    积分:1
  • uart
    通过串口发送,实现FPGA与stm32的dds发生器(Implementation of DDS generator)
    2018-11-28 09:19:29下载
    积分:1
  • I2C is a two
    I2C is a two-wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices.
    2022-10-23 17:25:02下载
    积分:1
  • digital scan conversion modules, the digital content can scan, which can also be...
    数码扫描显示转换模块,可以对数码内容进行扫描,同时可进行转换-digital scan conversion modules, the digital content can scan, which can also be converted
    2022-06-14 06:36:33下载
    积分:1
  • Altera-LVDS_IP
    自己总结的Altera_LVDS的IP核的设计及仿真分析,已在实际工程中应用到,并且带有源代码和仿真代码,总结的文档,非常有用。(My summary of the Altera_LVDS IP kernel design and simulation analysis, has been applied in practical engineering, and with source code and simulation code, summary of the document, very useful.)
    2020-12-16 14:39:13下载
    积分:1
  • VHDL
    用VHDL语言实现一Mealy型时序电路,并做时序仿真和功能仿真检验正确与否。(Implement a Mealy-type sequential circuits using VHDL language, and do functional simulation and timing simulation test correct.)
    2014-03-20 14:44:28下载
    积分:1
  • Altera-FPGA-sigmoid
    利用quartus II 软件采用verilog语言设计了一个sigmoid激活函数(this work is a sigmoid ,use verilog language)
    2018-11-22 15:31:29下载
    积分:1
  • AD4003_CTR
    一个AD4003的测试/控制程序,2Ms/s,18bit的AD高速AD芯片(A AD4003 test / control program, 2Ms/s, 18bit AD high speed AD chip)
    2020-08-24 08:18:16下载
    积分:1
  • 一些简单的VHDL实例,主要是介绍一些基本逻辑们及一些组合、时序电路的例子,供大家参考...
    一些简单的VHDL实例,主要是介绍一些基本逻辑们及一些组合、时序电路的例子,供大家参考-Some simple examples of VHDL, mainly to introduce some basic logic and some combination of sequential circuit examples for your reference
    2022-01-31 04:35:55下载
    积分:1
  • viterbi
    维特比译码,卷积编码,verilog编写,2,1,2编码(Victor than decoding, convolution code, verilog write, 2,1,2 coding )
    2011-12-08 23:10:45下载
    积分:1
  • 696518资源总数
  • 104321会员总数
  • 14今日下载