登录
首页 » VHDL » *** ***OC_I2C_Master使用说明*** ***** 使用步骤:1.将OC_I2C_Master文件夹拷贝到安装盘alterakits...

*** ***OC_I2C_Master使用说明*** ***** 使用步骤:1.将OC_I2C_Master文件夹拷贝到安装盘alterakits...

于 2022-04-07 发布 文件大小:188.75 kB
0 46
下载积分: 2 下载次数: 1

代码说明:

*** ***OC_I2C_Master使用说明*** ***** 使用步骤:1.将OC_I2C_Master文件夹拷贝到安装盘alterakits ios2components目录下。 之后重新打开SOPC Builder,在可用元件列表的DeviceSOPC组中将出现OC_I2C_Master 元件,即可像其它Altera外设元件一样添加和使用。 2.hdl文件夹中包含有描述i2c逻辑的硬件描述文件,不能删除。 3.HAL文件夹包含硬件抽象层所需的文件(即驱动),不能删除。 4.inc文件夹包含有定义底层硬件的C语言头文件,不能删除. 5.I2C_doc文件夹下有关于该元件的开发文档。-********* OC_I2C_Master use*********** use these steps: 1. OC_I2C_Master folder will be copied to the installation disk alterakits ios2components directory. Re-open after the SOPC Builder, a list of available devices will appear DeviceSOPC Group OC_I2C_Master components, can be similar to other peripheral devices like Altera add and use. 2.hdl folder contains logical description i2c hardware description files, can not be deleted. 3.HAL folder contains the necessary hardware abstraction layer file (ie drivers), can not be deleted. 4.inc folder contains the definition of the underlying hardware C language header files, should not delete. 5.I2C_doc folder on the developmen

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • test-bench
    如何编写测试文件,,test bench的编写方法和是列,,总结的非常好的东西(how to code test bench in verilog)
    2012-03-31 08:38:24下载
    积分:1
  • 适用于FPGA初学者,一个流水灯的程序,用VERILOG语言写的.
    适用于FPGA初学者,一个流水灯的程序,用VERILOG语言写的.-Applicable to FPGA beginners, a procedure for light water, using the Verilog language.
    2022-04-09 16:22:19下载
    积分:1
  • degilent atlys board ucf
     ;
    2022-04-10 00:32:44下载
    积分:1
  • FPGA-based--DC-speed-controller
    针对某船舶模型定位系统中调速电机,以FPGA(现场可编程门阵列)为控制器,采用数字比例积分调节器实现电机的速度控制算法,设计出数字化调速控制器(Positioning system for a ship model in the motor speed, the FPGA (field programmable gate array) for the controllers, proportional integral regulator with digital speed of the motor control algorithm, designed digital speed controller)
    2011-05-17 15:50:57下载
    积分:1
  • VHDL 0~
    程序用VHDL实现: 利用一秒定时测量频率 并且显示,范围0~-VHDL 0~
    2022-05-15 03:55:50下载
    积分:1
  • 8051IP nuclear source code
    8051IP 核源代码-8051IP nuclear source code
    2022-05-17 06:21:49下载
    积分:1
  • 数字频率计
    说明:  设计一简易数字频率计,其基本要求是: 1)测量频率范围0~999999Hz; 2)最大读数999999HZ,闸门信号的采样时间为1s;. 3)被测信号可以是正弦波、三角波和方波; 4)显示方式为6位十进制数显示; 5)具有超过量程报警功能。 5)输入信号最大幅值可扩展。 6)测量误差小于+-0.1%。 7)完成全部设计后,可使用EWB进行仿真,检测试验设计电路的正确性。(The basic requirements of designing a simple digital frequency meter are: 1) The measuring frequency range is 0-999999 Hz. 2) The maximum reading is 999999HZ, and the sampling time of gate signal is 1 s. 3) The measured signal can be sine wave, triangle wave and square wave. 4) The display mode is 6-bit decimal number display. 5) It has alarm function beyond range. 5) The maximum amplitude of input signal can be expanded. 6) The measurement error is less than +0.1%. 7) After completing all the design, EWB can be used to simulate and test the correctness of the circuit.)
    2019-06-20 12:47:51下载
    积分:1
  • 可综合的Verilog语法(剑桥大学,影印)
    可综合的Verilog语法(剑桥大学,影印).(A comprehensive Verilog Grammar (University of Cambridge, photocopy).)
    2018-01-13 00:32:05下载
    积分:1
  • Cordic_matlab
    实现自然对数运算的cordic算法的matlab浮点仿真,以及针对FPGA硬件平台的定点仿真测试(Achieve natural logarithm of cordic algorithm matlab floating point emulation, and FPGA hardware platform for fixed-point simulation testing)
    2013-11-01 15:10:09下载
    积分:1
  • 一个可以综合的Verilog 写的FIFO存储器 内附文档说明
    一个可以综合的Verilog 写的FIFO存储器 内附文档说明-a comprehensive Verilog can write FIFO memory attached document shows
    2022-03-13 18:19:46下载
    积分:1
  • 696518资源总数
  • 104444会员总数
  • 15今日下载