登录
首页 » VHDL » Electronic code locks, FPGA

Electronic code locks, FPGA

于 2022-04-06 发布 文件大小:1.36 MB
0 109
下载积分: 2 下载次数: 2

代码说明:

电子密码锁,采用基于fpga的设计,可以设置6位密码-Electronic code locks, FPGA-based design, can be set 6 password

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • DDS
    可以产生正弦波,三角波、锯齿波、方波,要求频率1Hz-100kHz,步进1Hz,具有自动扫频功能; 正弦波的相位可调,方波的占空比可调; (Can generate sine wave, triangle wave, sawtooth wave and square wave, the required frequency of 1 hz- 100 KHZ, step 1 hz, with functions of automatic frequency sweep The phase adjustable sine wave, square wave duty ratio is adjustable )
    2021-05-07 02:58:36下载
    积分:1
  • 61EDA_C1202
    Altera大学计划程序包,基于Nios II的源代码(Altera University program package, based on the Nios II source code)
    2008-08-21 14:46:39下载
    积分:1
  • ADPCM
    说明:  APPCM算法和AD/DA芯片驱动在CPLD中的实现,已在实际硬件中测试OK,quartus2环境(APPCM algorithm and AD/DA chip in the drive to achieve in the CPLD has been tested in actual hardware OK, quartus2 environment)
    2009-08-22 10:07:03下载
    积分:1
  • VHDL实现 8051 CPU核 Oregano Systems 8
    VHDL实现 8051 CPU核 Oregano Systems 8-bit Microcontroller IP-Core-VHDL 8051 CPU nuclear Oregano Systems 8-bit Mic rocontroller IP-Core
    2022-01-21 00:52:30下载
    积分:1
  • 在利用Verilog在FPGA平台上输出正弦波,实现芯片为Cyclone II 484C8,有管脚分配...
    在利用Verilog在FPGA平台上输出正弦波,实现芯片为Cyclone II 484C8,有管脚分配-In the use of Verilog in the FPGA platform, the output sine wave, the realization of the chip for Cyclone II 484C8, has pin allocation
    2022-01-31 10:21:02下载
    积分:1
  • FIFO的Verilog程序 已在modelsim中编译通过 并且可以通过DC进行综合...
    FIFO的Verilog程序 已在modelsim中编译通过 并且可以通过DC进行综合-FIFO procedures have been in the Verilog in ModelSim compiler and can be passed through the integrated DC
    2022-03-13 00:38:40下载
    积分:1
  • binary LDPC DECODER
    二进制LDPC解码器:
    2022-05-31 06:59:45下载
    积分:1
  • vhdl语言 来实现 四位并行加法器的功能 是本科生的必学内容...
    用vhdl语言 来实现 四位并行加法器的功能 是本科生的必学内容-Using VHDL language to realize four parallel adder function is a must for learning the content of undergraduate
    2022-05-12 13:50:07下载
    积分:1
  • FIR
    FIR滤波器的VHDL源代码及测试文件,已通过编译仿真,绝对正确。(FIR filter VHDL source code and test files, has passed the compiled simulation, absolutely correct.)
    2021-04-15 11:08:54下载
    积分:1
  • FPGA
    spwm dcac逆变 fpga与单片机一起作用(sdad)
    2010-08-12 18:20:08下载
    积分:1
  • 696518资源总数
  • 105267会员总数
  • 12今日下载