登录
首页 » VHDL » 基于EPM1270的VGA显示器接口源码Verilog

基于EPM1270的VGA显示器接口源码Verilog

于 2022-03-24 发布 文件大小:202.55 kB
0 118
下载积分: 2 下载次数: 1

代码说明:

基于EPM1270的VGA显示器接口源码Verilog-Based on the EPM1270

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • vhdl来实现的数字频率合成的技术,几乎很全的,所有的都有...
    用vhdl来实现的数字频率合成的技术,几乎很全的,所有的都有 -Use VHDL to realize the digital frequency synthesis technology, almost the whole of, all have
    2022-02-04 17:07:58下载
    积分:1
  • MPSK-modulation-and-demodulati
    MPSK调制与解调VHDL程序源代码与仿真(MPSK modulation and demodulation process and VHDL source code and simulation)
    2014-02-28 15:23:56下载
    积分:1
  • gamefive
    高精度小数除法器设计与实现。 在FPGA开发板上实现小数除法器,输入输出信号N_in [15:0], D_in[15:0],N_in[15:0]小于D_in,即被除数小于除数,输出商Q_out[15:0]中Q[15]一定为0,Q[14:0]为商的小数部分。输入和计算结果通过VGA显示。(Precision fractional divider design and implementation. In the FPGA development board fractional divider, input and output signals N_in [15: 0], D_in [15: 0], N_in [15: 0] less than D_in, ie the dividend is less than the divisor, quotient output Q_out [15: 0] in Q [15] necessarily 0, Q [14: 0] for the business of the fractional part. Input and calculation results display by VGA.)
    2017-01-01 17:32:25下载
    积分:1
  • Xilinx的FPGA开发DEMO例程,功能相对来说比较全面,适合新手参考。...
    Xilinx的FPGA开发DEMO例程,功能相对来说比较全面,适合新手参考。-Xilinx FPGA development DEMO routines, function relatively comprehensive reference suitable for novice.
    2022-02-21 21:55:12下载
    积分:1
  • 串uart的vhdl,verilog,lattic实现原码 里面有四个文件,分别UART 源码 (lattice version)uart 源码 (Veri...
    串uart的vhdl,verilog,lattic实现原码 里面有四个文件,分别UART 源码 (lattice version)uart 源码 (Verilog)uart 源码 (VHDL)uart16550.tar-uart series of vhdl and verilog. lattic achieve the original code, there are four documents, Source respectively UART (lattice version) uart source (Verilog) uart source (VHDL) uart16550.tar
    2022-04-12 23:45:53下载
    积分:1
  • verilog program for real time clock.. select the .v file to view the code.
    verilog program for real time clock.. select the .v file to view the code.
    2022-01-26 07:14:23下载
    积分:1
  • Ffpga-jpegP
    基于FPGA的JPEG图像压压缩,实现JPEG图像的实时压缩 (Real-time compression pressure compressed FPGA-based JPEG images, JPEG images)
    2012-08-23 22:11:39下载
    积分:1
  • Verilog ADPLL文件与测试
    verilog ADPLL file with testbench
    2022-04-18 06:08:09下载
    积分:1
  • CPU-master
    说明:  misp,五级流水源码,实现一个建议的cpu(Misp, five-stage flow source code, implementation of a recommended CPU)
    2020-06-16 00:00:07下载
    积分:1
  • FPGA中实现的硬件UDP 协议
    FPGA中实现的硬件UDP 协议 FPGA中实现的硬件UDP 协议
    2022-03-23 19:25:50下载
    积分:1
  • 696518资源总数
  • 106245会员总数
  • 18今日下载