-
rom_fft
采用xilinx的ROMIP核产生类似正弦信号，经过FFt后可以观察结果(Using the xilinx ROMIP nuclear generating similar sinusoidal signal can be observed through the results after FFt)
- 2013-09-14 20:59:03下载
- 积分：1
-
人脸识别（3D）
基于高清视频的3D人脸识别源代码，四万多行，经过FPGA实际验证，最近调试完毕。(The source code of 3D face recognition based on HD video, more than 40,000 lines, has been verified by the actual FPGA, and has been debugged recently.)
- 2019-07-01 16:22:46下载
- 积分：1
-
VHDL的初学者可以参考此VHDL加法器，相信会给你带来不小的收获...
VHDL的初学者可以参考此VHDL加法器，相信会给你带来不小的收获-VHDL beginner can refer to the VHDL adder, I believe will bring you not a small harvest
- 2022-05-20 03:51:48下载
- 积分：1
-
Verilog Blocking and Non Blocking
Verilog Blocking and Non Blocking
- 2022-01-27 18:34:43下载
- 积分：1
-
systemgendesignguide
这是使用systemgenerator的一个入门程序和范例使用matlab和system generator共同实现，并配有教学文档，清晰简单，易懂(This is an entry using systemgenerator procedures and examples using matlab and the system generator together to achieve, and with a teaching document, clear and simple and easy to understand)
- 2011-02-06 16:32:40下载
- 积分：1
-
vhdl,七段数码管驱动程序，完成数字显示功能
vhdl,七段数码管驱动程序，完成数字显示功能-vhdl, seven-segment digital tube driver, complete the digital display
- 2022-03-19 02:05:40下载
- 积分：1
-
华为经典FPGA设计全套入门技巧
华为FPGA设计全套资料，学习FPGA的朋友可以下载看看。(Huawei FPGA design a full set of materials, friends learning FPGA can download and see.)
- 2019-04-02 13:54:48下载
- 积分：1
-
VerilogHDL_advanced_digital_design_code_Ch6
VerilogHDL_advanced_digital_design_code_Ch6
Verilog HDL 高级数字设计源码ch6(Advanced Digital Design VerilogHDL_advanced_digital_design_code_Ch6Verilog HDL source CH6)
- 2007-11-27 10:13:37下载
- 积分：1
-
用VHDL语言设计四位全加器，有低位进位和高位进位。
用VHDL语言设计四位全加器，有低位进位和高位进位。-VHDL language with four full-adder design, there are low and the high binary binary.
- 2022-03-20 15:03:38下载
- 积分：1
-
本例为电子琴VHDL程序原代码,电子琴,可实现基本功能
本例为电子琴VHDL程序原代码,电子琴,可实现基本功能-In this case the procedures for organ VHDL source code, organ, can realize the basic functions of
- 2022-03-23 15:59:38下载
- 积分：1
