登录
首页 » Verilog » GPS基带处理的verilog代码

GPS基带处理的verilog代码

于 2022-03-24 发布 文件大小:29.96 kB
0 70
下载积分: 2 下载次数: 2

代码说明:

GPS软件接收机基带处理的verilog程序,通过解扩解调,同步等过程将中频数据转换为原始导航数据

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • prac2
    VHDL implementation using mouse and monitor
    2009-06-28 20:10:56下载
    积分:1
  • RTC
    verilog编写的RTC(实时时钟)包含APB总线接口、时钟计时部分等(verilog prepared by the RTC (real time clock) contains APB bus interface, clock time some other)
    2009-12-19 23:51:50下载
    积分:1
  • vivado2017+下的HDMI环路视频代码(AX7103)
    在黑金AX7103板子上(A7)实现的demo工程中,存在一些bug。给与修正
    2022-05-12 17:34:33下载
    积分:1
  • 基于FPGA的信号发生器
    adder32.v    32位加法器D_FFbe.v    频率控制器DFFAF2.V    相位累加器rom.mif      正弦ROMsquare.v     方波trianle.v     三角波
    2022-09-24 06:30:02下载
    积分:1
  • Modulation
    产生长度为100的随机二进制序列 发送载波频率为10倍比特率,画出过采样率为100倍符号率的BPSK调制波形(前10个比特) ,及其功率谱 相干解调时假设收发频率相位相同,画出x(t) 的波形,假设低通滤波器的冲激响应为连续10个1(其余为0),或连续12个1 (其余为0) ,分别画出两种滤波器下的y(t),及判决输出(前10个比特) 接收载波频率为10.05倍比特率,初相位相同,画出x(t) 的波形,假设低通滤波器的冲激响应为连续10个1,画出两种滤波器下的y(t),及判决输出(前20个比特) 采用DPSK及延时差分相干解调,载波频率为10倍比特率,画出a, b, c, d点的波形(前10个比特) DPSK及延时差分相干解调,载波频率为10.25倍比特率时,画出a, b, c, d点的波形(前10个比特) DPSK及延时差分相干解调,载波频率为10.5倍比特率时,画出a, b, c, d点的波形(前10个比特) (Produce random binary sequence of length 100 The transmission carrier frequency is 10 times the bit rate, draw a sampling rate of 100 times the symbol rate of the BPSK modulation waveform (first 10 bits), its power spectrum Coherent demodulation of assuming the same as the phase of the transmitting and receiving frequencies, and draw the waveform x (t), assuming that the impulse response of the low pass filter 10 consecutive 1 (the remainder is 0), or 12 consecutive 1 (the remainder is 0), y (t) is drawn under the two filters respectively, and the decision output (10 bits) The received carrier frequency is 10.05 times the bit rate, the same initial phase, draw the waveform x (t), assuming that the impulse response of the low pass filter of 10 consecutive 1, shown under two filter y (t), and decision output (20 bits) DPSK and delay differential coherent demodulation, the carrier frequency is 10 times the bit rate, draw a, b, c, d point of the waveform (first 10 bits) DPSK and delay)
    2020-12-14 08:19:14下载
    积分:1
  • 灰色计数器
    资源描述这是一个verilog代码转换成二进制码格雷码,这有助于减少开关活动从而功率降低。
    2023-03-03 23:45:04下载
    积分:1
  • 单周期cpu
    说明:  该文件包含了实现单周期cpu的全部代码以及实验报告,包括仿真波形以及烧板过程(This file contains all the codes and experimental reports of realizing single cycle CPU, including simulation waveform and download process)
    2019-12-14 20:55:42下载
    积分:1
  • pll
    PLL 锁相环verilog程序 可以直接使用(The PLL can be used directly good use)
    2014-08-28 19:06:33下载
    积分:1
  • WCDMA_DPD
    WCDMA数字直放站中数字预失真研究及其FPGA实现(WCDMA Digital Repeater digital pre-distortion and its FPGA implementation)
    2011-10-16 19:24:50下载
    积分:1
  • juanjima
    231卷积码的verilog实现,前面是详细的文档说明,有源程序,绝对原创!!!!(Verilog achieve 231 convolutional code, preceded by a detailed description of the document, the source, the absolute originality! ! ! !)
    2013-01-18 10:35:31下载
    积分:1
  • 696518资源总数
  • 104298会员总数
  • 46今日下载