登录
首页 » VHDL » Combination of shots, quartus2 with the ModelSim FBI put together a detailed ste...

Combination of shots, quartus2 with the ModelSim FBI put together a detailed ste...

于 2022-03-22 发布 文件大小:202.10 kB
0 57
下载积分: 2 下载次数: 1

代码说明:

结合截图,quartus2与ModelSim的联调的详细操作步凑,使初学者迅速上手-Combination of shots, quartus2 with the ModelSim FBI put together a detailed step-by-step operation, so that beginners get started quickly

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • AD7991_7995_7999
    AD7991_7995_7999转换器说明(4-Channel, 12-/10-/8-Bit ADC with I2C-Compatible Interface in 8-Lead SOT-23)
    2013-05-15 20:14:11下载
    积分:1
  • VHDL_programs
    VHDL programmes for basic digital circuits. begineers can learn easily
    2013-09-28 13:46:58下载
    积分:1
  • c_fir_ppt
    C语言写得FIR滤波器代码,简单实用,是学习滤波器设计的好材料,附带PPT滤波器设计说明(C language written FIR filter code, simple and practical, is a good learning materials of filter design, with PPT filter design )
    2020-07-04 03:00:02下载
    积分:1
  • Viterbi译码器IP核,可以直接编译使用
    viterbi译码器的IP核,可以直接编译使用-viterbi decoder IP core, the compiler can directly use
    2023-01-24 09:35:04下载
    积分:1
  • yiweijicunq
    说明:  16位右移位寄存器 下面描述的是一个位宽为16位的右移位寄存器,实际具有环形移位的功能,是在右移位寄存器的基础上将最低位的输出端接到最高位的输入端构成的。其功能为当时钟上升沿到达时,输入信号的最低位移位到最高位,其余各位依次向右移动一位。(16-bit right shift register The following description is a right shift register with a bit width of 16 bits. It actually has the function of circular shift. It is based on the right shift register, which connects the lowest bit output terminal to the highest bit input terminal. Its function is that when the rising edge of the clock arrives, the lowest displacement of the input signal reaches the highest position, and the rest of you move one bit to the right in turn.)
    2020-08-18 09:58:21下载
    积分:1
  • timescale-1ns
    说明:  这是一款由晶振产生的脉冲控制的数字钟,可以从00:00:00到23:59:59之间进行计时。(this is a clolk controlled by continuious pulse.it can timing from 00:00:00 to 23:59:59.)
    2011-04-13 19:21:39下载
    积分:1
  • VHDL_count 从 0 到 9 4 7 段 LED 显示 4 脉冲使 (đếm 慈 0 đến 9 hiển 施耐 4 带领 7 đoạn với 4 xung 启用)
    VHDL_count 从 0 到 9 4 7 段 LED 显示 4 脉冲使 (đếm 慈 0 đến 9 hiển 施耐 4 带领 7 đoạn với 4 xung 启用)
    2022-05-29 10:17:32下载
    积分:1
  • sdram_module3
    能够实现16位的SDRAM的读写,没有仿真文件,只有SDRAM读写的源代码,用Verilog编写(can complete read or write sdram, only include Verilog code and no simulation files)
    2013-11-25 12:43:11下载
    积分:1
  • vhdl实现脉冲宽度可控的一简单程序 仿真环境MAXPLUS
    用vhdl实现脉冲宽度可控的一简单程序 仿真环境MAXPLUS--use VHDL to achieve controllable pulse width of a simple process simulation environment Segments-
    2022-07-22 06:50:26下载
    积分:1
  • VHDL example code
    电路酒窖杂志的vhdl示例。vga控制器、视频发生器等PS2鼠标vhdl
    2022-05-06 09:12:27下载
    积分:1
  • 696518资源总数
  • 104313会员总数
  • 30今日下载