登录
首页 » Verilog » yiweijicunq

yiweijicunq

于 2020-08-18 发布
0 65
下载积分: 1 下载次数: 0

代码说明:

说明:  16位右移位寄存器 下面描述的是一个位宽为16位的右移位寄存器,实际具有环形移位的功能,是在右移位寄存器的基础上将最低位的输出端接到最高位的输入端构成的。其功能为当时钟上升沿到达时,输入信号的最低位移位到最高位,其余各位依次向右移动一位。(16-bit right shift register The following description is a right shift register with a bit width of 16 bits. It actually has the function of circular shift. It is based on the right shift register, which connects the lowest bit output terminal to the highest bit input terminal. Its function is that when the rising edge of the clock arrives, the lowest displacement of the input signal reaches the highest position, and the rest of you move one bit to the right in turn.)

文件列表:

vsim.wlf, 49152 , 2019-03-02
yiweijicunqi.cr.mti, 523 , 2019-03-02
yiweijicunqi.mpf, 98286 , 2019-03-02
yiweijicunqi.v, 285 , 2019-03-02
testbench_yiweijicunqi.v, 605 , 2019-03-02

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 696518资源总数
  • 104298会员总数
  • 46今日下载