登录
首页 » VHDL » Tft good reference is listed, eight general

Tft good reference is listed, eight general

于 2022-03-19 发布 文件大小:1.76 MB
0 66
下载积分: 2 下载次数: 1

代码说明:

很好的tft参考实列,通用的8位并口,非常快移值-Tft good reference is listed, eight general-purpose parallel port, very fast shift value

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA开发板上实现秒表计数器功能
    这是我上大三时的电子设计题目,叫秒表的功能实现。利用ISE软件进行编程,代码是VHDL语言的,可以实现时(0-9)分(0-59)秒(0-59)即最大10小时的计数,对于不同开发板,可以适当修改代码,使之成为更加广泛的计数器。代码纯原创,请下载。
    2023-01-08 12:35:04下载
    积分:1
  • jiaotongled
    该源码用vhdl语言制作了一个简单的交通灯,方便大家学习~~(The source vhdl language produced by a simple traffic light, facilitate learning ~ ~)
    2010-11-20 14:44:36下载
    积分:1
  • 色彩空间转换硬件实现,用于图像处理,编码,解码部分
    色彩空间转换硬件实现,用于图像处理,编码,解码部分-Color space conversion hardware for image processing, encoding, decoding part of the
    2022-09-14 12:00:03下载
    积分:1
  • verilog HDL语言编写的键盘扫描程序,考虑以确定关键的博…
    Verilog HDL编写的键盘扫描程序,考虑了判断按键弹起的问题。程序按一定的频率用低电平循环扫描行线,同时检测列线的状态,一旦判断有一列为低则表示有键被按下,停止扫描并保持当前行线的状态,再读取列线的状态从而得到当前按键的键码;等待按键弹起:检测到各列线都变成高点平后,重新开始扫描过程,等待下一次按键。-Written in Verilog HDL keyboard scanner, taking into account to determine key bounce problem. Program according to a certain frequency of scan lines with low-level circulation lines, while testing out the state line, once the judge has said there is a classified as low-key is pressed, stop the scan and to maintain the current line-line state, and then read out line state to get the current keys key codes to wait for key pop-up: To detect the lines at all out into a high level after the re-start the scanning process, waiting for the next key.
    2022-05-07 15:33:47下载
    积分:1
  • FPGA
    基于FPGA的多功能波形发生器,很好的,使用Verilong程序。(FPGA-based multi-function waveform generator, a good use of Verilong program.)
    2011-05-20 18:23:40下载
    积分:1
  • iq_balance
    调整iq幅度不平衡的模块,可以解决载漏和边带问题。(Iq amplitude imbalance adjustment module can be resolved carrier and sideband leakage problems.)
    2021-04-23 17:48:47下载
    积分:1
  • count23
    一个简单的23计数器,用VHDL实现,可供初学者学习。(A simple 23 counters, with the VHDL implementation, available for beginners.)
    2010-05-10 13:30:44下载
    积分:1
  • UART
    说明:  使用FPGA的FIFO,状态机,乒乓操作等实现了异步UART。(The use of FPGA-FIFO, state machine, ping-pong operation to achieve the asynchronous UART.)
    2008-10-09 15:59:20下载
    积分:1
  • Altera官方FPGA电机控制的中文文档
    Altera官方FPGA电机控制的中文文档,很不错的参考资料(Altera Official FPGA Motor Control Chinese Document, Good Reference)
    2021-03-18 13:49:19下载
    积分:1
  • 电梯控制器程序设计与仿真的vhdl源代码
    电梯控制器程序设计与仿真的vhdl源代码-Elevator controller design and simulation of vhdl source code
    2022-04-08 14:05:19下载
    积分:1
  • 696518资源总数
  • 104305会员总数
  • 11今日下载