登录
首页 » VHDL » FPGA development board to write the Verilog code: function is from the client co...

FPGA development board to write the Verilog code: function is from the client co...

于 2022-03-17 发布 文件大小:21.12 kB
0 59
下载积分: 2 下载次数: 1

代码说明:

FPGA开发板上写的Verilog代码: 功能是从电脑端发送一个字节,然后把它接收回来。 -FPGA development board to write the Verilog code: function is from the client computer sends a byte, and then receive it back.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FIR_poroje
    this project is about FIR FIlter By VHdl codes in the ISE.
    2013-09-29 19:25:16下载
    积分:1
  • ENDAT2.2-Code
    海德汉绝对式编码器代码,VHDL语言编写(Heidenhain absolute encoder code, VHDL language)
    2021-04-26 11:18:45下载
    积分:1
  • verilog HDL语言编写的键盘扫描程序,考虑以确定关键的博…
    Verilog HDL编写的键盘扫描程序,考虑了判断按键弹起的问题。程序按一定的频率用低电平循环扫描行线,同时检测列线的状态,一旦判断有一列为低则表示有键被按下,停止扫描并保持当前行线的状态,再读取列线的状态从而得到当前按键的键码;等待按键弹起:检测到各列线都变成高点平后,重新开始扫描过程,等待下一次按键。-Written in Verilog HDL keyboard scanner, taking into account to determine key bounce problem. Program according to a certain frequency of scan lines with low-level circulation lines, while testing out the state line, once the judge has said there is a classified as low-key is pressed, stop the scan and to maintain the current line-line state, and then read out line state to get the current keys key codes to wait for key pop-up: To detect the lines at all out into a high level after the re-start the scanning process, waiting for the next key.
    2022-05-07 15:33:47下载
    积分:1
  • Baseband_line_code
    基于VHDL语言的基带线路码产生电路设计(毕业论文),内涵完整的源代码(Based on VHDL language baseband line code generation circuit design (Thesis), meaning the complete source code)
    2010-07-03 22:38:09下载
    积分:1
  • wbm
    用walsh算法实现的符号数乘法器,asic流片时,可以不用公司的付费乘法器的ip core.(algorithm using the symbols multiplier, HDL-piece quantities. it is not necessary for the company's paid Multiplier ip core.)
    2006-07-12 14:49:35下载
    积分:1
  • RSA密码芯片的FPGA实现[1].part1.rar RSA密码芯片的FPGA实现[1].part1.rar...
    RSA密码芯片的FPGA实现[1].part1.rar RSA密码芯片的FPGA实现[1].part1.rar-RSA password chip FPGA realization of [1]. Part1.rarRSA password chip FPGA realization of [1]. Part1.rar
    2022-08-13 06:54:28下载
    积分:1
  • signal-processing-matlab
    信号处理中所用到的matlab程序,包括LFM,NLFM,BPSK,QPSK等等。(Matlab procedures used in signal processing, including LFM, NLFM, BPSK, QPSK, and so on.)
    2012-11-01 00:55:18下载
    积分:1
  • 2022-01-26 03:14:33下载
    积分:1
  • world clock
    世界时钟,最简单的vhdl的fpga设计,是vhdl语言的入门级,jigon供参考娱乐
    2022-01-28 20:54:25下载
    积分:1
  • Verilog教程-夏宇闻
    verilog 教程 PPT版本 语法 结构 设计技巧等(Verilog tutorial PPT version)
    2018-02-26 11:13:55下载
    积分:1
  • 696518资源总数
  • 104298会员总数
  • 46今日下载