-
20181060261-李康_3
说明: 秒表的实现,有暂停清零功能,Quartus II(Stopwatch realization, has the pause clear function)
- 2020-12-26 15:56:03下载
- 积分:1
-
ds312_Spartan-3E-FPGA
FPGA资料与所用元器件的数据参考手册与应用指南(ds312_Spartan-3E FPGA Family )
- 2012-09-18 21:43:54下载
- 积分:1
-
UART
说明: 使用FPGA的FIFO,状态机,乒乓操作等实现了异步UART。(The use of FPGA-FIFO, state machine, ping-pong operation to achieve the asynchronous UART.)
- 2008-10-09 15:59:20下载
- 积分:1
-
xapp953
Two-Dimensional Rank Order Filter
Author: Gabor Szedo
- 2012-05-15 02:50:41下载
- 积分:1
-
用FPGA实现IIC通讯的主控端,最简化的代码,占用最小FPGA资源
用FPGA实现IIC通讯的主控端,最简化的代码,占用最小FPGA资源-Use FPGA to come ture the main control of the iic comunication, the most simple code and using the least FPGA resource
- 2022-07-10 12:46:57下载
- 积分:1
-
fifo
fifo的代码,经过测试可以使用,很有用处,可以放心使用(a fifo module,the code has been tested and it is usefull)
- 2010-03-02 22:03:30下载
- 积分:1
-
VHDL tutorial for self studying
VHDL tutorial for self studying
- 2022-08-16 11:48:34下载
- 积分:1
-
8 位 CPU vhdl实现(含全部源代码)
说明: 这是8位CPU的CVDL代码。CPU 的主要功能是执行指令,控制完成计算机的各项操作,包括运算操作、传送操作、输入/输出操作等。作为模型计算机设计,将重点放在寄存器级,采取较简单的组成模式,以尽量简洁的设计帮助学生掌握CPU 的基本原理。 此次设计CPU就是为了了解CPU运行的原理,从而完成从指令系统到CPU的设计,并且通过仿真对CPU设计进行正确性评定。(The main function of CPU is to execute instructions, control and complete various operations of computer, including operation, transfer operation, input / output operation, etc. As a model computer design, it focuses on register level and adopts a simpler composition mode to help students master the basic principles of CPU with a concise design as far as possible. This design of CPU is to understand the principle of CPU operation, so as to complete the design from instruction system to CPU, and evaluate the correctness of CPU design through simulation.)
- 2020-12-09 15:49:20下载
- 积分:1
-
gtx
说明: ip core of the transceiver gtx
- 2019-04-02 00:10:03下载
- 积分:1
-
STOPWATCH
STOPWATCH FPGA SEVEN SEGMENT DISPLAY
- 2014-04-16 11:08:57下载
- 积分:1