登录
首页 » VHDL » 本程序实现不同频率时钟的产生及其相互转化

本程序实现不同频率时钟的产生及其相互转化

于 2022-03-06 发布 文件大小:2.17 kB
0 122
下载积分: 2 下载次数: 1

代码说明:

本程序实现不同频率时钟的产生及其相互转化-this program different clock frequencies to the formation and transformation

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Coding Style
    说明:  良好的Coding Style能减少Bug,减少锁存器出现的可能以及其他隐藏逻辑错误,也有助于减小芯片面积或所用资源(Good Coding Style can reduce Bug, reduce the possibility of latches and other hidden logic errors, and also help to reduce chip area or resources used.)
    2020-06-17 12:00:01下载
    积分:1
  • 《阿东+手把手教你学FPGA》完美公开版
    一本很好的教程,适合初学者,里面有详细的教程,很值得一看!!(A good tutorial, suitable for beginners, there are detailed tutorials, it is worth a visit!!)
    2018-06-20 19:41:52下载
    积分:1
  • 100例VHDL语言解释,北京理工大学毕业…
    VHDL语言100例详解,北京理工大学ASIC研究生出版,这里是21-50个examples-VHDL language of 100 cases explain, Beijing Institute of Technology, Graduate ASIC published examples here are 21-50 months
    2023-02-09 05:20:03下载
    积分:1
  • FPGA
    数字钟的VHDL语言程序,包含了好几个模块,是毕业设计的优秀程序,值得下载!(VHDL language program of digital clock, contains several modules, is an excellent program, graduation design is worth to download!)
    2015-08-31 21:07:44下载
    积分:1
  • 频率计VHDL编程。设计一个4位数字显示的十进制频率计,其测量范围为1MHz,测量值通过4个数码管显示以8421BCD码形式输出,可通过开关实现量程控制,量程分...
    频率计VHDL编程。设计一个4位数字显示的十进制频率计,其测量范围为1MHz,测量值通过4个数码管显示以8421BCD码形式输出,可通过开关实现量程控制,量程分10kHz、100kHz、1MHz三档(最大读数分别为9.999kHz、99.99kHz、999.9kHz); 当输入信号的频率大于相应量程时,有溢出显示。 -Cymometer VHDL programming. Design of a 4-digit decimal display frequency, the measurement range of 1MHz, the measured value through the four LED 8421BCD code shows the form of output can be controlled through the switch range, range at 10kHz, 100kHz, 1MHz Three (maximum reading were 9.999kHz, 99.99kHz, 999.9kHz) when the input signal is greater than the corresponding frequency range, it shows overflow.
    2022-01-25 18:46:12下载
    积分:1
  • eab_vhdl
    EAB_VHDL
    2022-09-14 12:10:03下载
    积分:1
  • dds_vhdl
    DDS的VHDL程序,相当好,值得下载,共享才是王道(DDS, VHDL program is quite good, worth downloading, sharing is king)
    2012-06-03 22:52:55下载
    积分:1
  • pipelined_fft_256
    verilog编写的并行256点fft代码(Verilog prepared parallel 256 points fft code)
    2017-06-28 21:56:53下载
    积分:1
  • 这是我的毕业设计的SVPWM使永磁交流同步电动机…
    这是我毕业设计做的一个SVPWM同步永磁交流电机的控制系统,里面除了一个SVPWM的驱动算法之外,还有一个步进电机的控制器,以及基于QUARTUS7.2的NIOS II控制核心,通过PC的串口可以控制同步永磁交流电机和步进电机进行精确的定位。该系统较复杂,运用的知识也比较多,在SVPWM算法,PID算法,步进电机控制方面,NIOS II的串口编程等都有值得参考的地方。最好使用QUARTUS7.2编译,目标芯片是选用EP1C6Q240-This is my graduation project SVPWM make a permanent magnet AC synchronous motor control system, which apart from a driver SVPWM algorithm, there is a stepper motor controller, as well as QUARTUS7.2 based on the NIOS II control core, through PC serial port can be controlled permanent magnet AC synchronous motor and stepper motor for accurate positioning. The system is more complicated, the use of more knowledge, in the SVPWM algorithm, PID algorithm, stepper motor control, NIOS II serial programming, such as places are worth considering. QUARTUS7.2 compile the best use of the target chip is optional EP1C6Q240
    2023-05-08 19:40:04下载
    积分:1
  • xapp1251
    1. REVISION HISTORY 2. OVERVIEW 3. SOFTWARE TOOLS AND SYSTEM REQUIREMENTS 4. DESIGN FILE HIERARCHY 5. INSTALLATION AND OPERATING INSTRUCTIONS 6. SUPPORT
    2020-11-07 09:49:49下载
    积分:1
  • 696518资源总数
  • 106245会员总数
  • 18今日下载