登录
首页 » VHDL » 本程序使用vhdl编写的jtag接口实现程序,其中有些功能未能实现,希望有人能够帮忙完善!

本程序使用vhdl编写的jtag接口实现程序,其中有些功能未能实现,希望有人能够帮忙完善!

于 2022-03-01 发布 文件大小:84.21 kB
0 65
下载积分: 2 下载次数: 1

代码说明:

本程序使用vhdl编写的jtag接口实现程序,其中有些功能未能实现,希望有人能够帮忙完善!-vhdl the procedures used to prepare the jtag interface procedures, which some of them did not materialize, hope someone can help perfect!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CICFilter
    文章运用分级抽取和多相滤波的方法改进传统CIC滤波器的结构,降低了系统工作频率,运用幅度改进函数(ACF)和外加级联余弦预滤波器的技术改进了滤波器频率响应,提出了一种高效的算法结构,改善了通带损耗,增大了阻带衰减,对CIC滤波器的实际应用和深入研究有着现实意义。 (Article the use of hierarchical multi-phase extraction and filtering methods to improve the structure of the traditional CIC filter, reducing the system operating frequency, the use of margin to improve the function (ACF) and the cosine cascade plus pre-filter technology to improve the filter frequency response, the an efficient algorithm to improve the pass-band loss, increases the stopband attenuation of the CIC filter in practical applications and in-depth study has practical significance.)
    2020-08-14 11:08:27下载
    积分:1
  • phone
    用DE0开发板实现电话计费器,基本功能:可设置通话模式,能初始化话费余额,拨动开关可进入通话模式,并根据通话时间和相应通话模式扣除相应的费用。通话过程中能够通过开关切换显示通话时间和话费余额,并可暂停通话。压缩包里有详细的WORD文档的说明,包括波形仿真和DE0的引脚功能介绍。(Implemented by DE0 board telephone billing, basic function: to set the call mode, you can initiate credit balance, toggle switch into the talk mode, and deduct the cost of a call based on call time and the corresponding mode. Call talk time and can be displayed by switching credit balance, and mute. Compression bag has a detailed description of WORD documents, including the waveform simulation and DE0 pin function description.)
    2020-11-06 13:19:49下载
    积分:1
  • 步进电机控制程序,用vhdl实现。可实现电机的正反转控制
    步进电机控制程序,用vhdl实现。可实现电机的正反转控制-Stepper motor control program, using vhdl implementation. Positive inversion of motor control can be realized
    2022-03-03 18:23:56下载
    积分:1
  • 8位7段LED显示源码,扫描显示,稳定高效
    8位7段LED显示源码,扫描显示,稳定高效-seven of the eight LED source, scanning, stable and efficient
    2022-02-15 21:05:29下载
    积分:1
  • verilog编写随机数产生源程序,在硬件电路设计中应用广泛。本程序是在LFSR and a CASR 基础上实现的...
    verilog编写随机数产生源程序,在硬件电路设计中应用广泛。本程序是在LFSR and a CASR 基础上实现的-random number generator to prepare Verilog source code, in the hardware circuit design applications. This procedure is in the LFSR and a CASR based on the
    2023-03-24 01:00:04下载
    积分:1
  • zuixiangxide_NIOS_kaifajiaocheng
    来自于NIOSII的那些事,该书详细地介绍了NIOSS的使用过程,非常适合初学者。(From the NIOSII those things, the book are detailed in this paper NIOSS use process, very suitable for beginners. )
    2011-12-13 11:33:57下载
    积分:1
  • dividefrequency
    如何用VHDL语言对时钟进行分频以达到计数目的(how to achive counting by VHDL Language)
    2009-02-13 15:45:38下载
    积分:1
  • txt_util
    VHDL库,仿真时使用的,包括打印,类型转换等实用的操作(Practical operation VHDL library, using simulation, including print, type conversion, etc.)
    2014-05-23 13:07:31下载
    积分:1
  • LCD_test
    this a example for the LCD for altera FPGA cyclone ii EP2C8. implemented in verilog. tested using altera EP2C8 fpga
    2013-07-25 14:43:43下载
    积分:1
  • vhdl抗抖动滤波器的设计,包括完整的工程
    vhdl抗抖动滤波器的设计,包括完整的工程-VHDL anti-jitter filter design, including the complete works
    2022-04-26 19:29:03下载
    积分:1
  • 696518资源总数
  • 104313会员总数
  • 30今日下载