-
TEXIO
TEXIO study testbench passed VHDL FPGA CPLD simulation Altera quartus
- 2015-03-21 23:19:21下载
- 积分:1
-
计数器的VHDL代码
这是VHDL中计数器的代码。
- 2022-07-14 16:48:21下载
- 积分:1
-
802-11-Frame_E_C
Frame Control field
Retry:
Set in case of retransmission frame
More fragments:
Set when frame is followed by other fragment
Power Management
bit set when station go Power Save mode (PS)
More Data:
When set means that AP have more buffered data for a
station in Power Save mode
- 2016-08-23 17:37:40下载
- 积分:1
-
vhdl波形发生程序.实现4种常见波形正弦、三角、锯齿、方波(A、B)的频率、幅度可控输出(方波
A的占空比也是可控的),可以存储任意波形特征数据并能重现该...
vhdl波形发生程序.实现4种常见波形正弦、三角、锯齿、方波(A、B)的频率、幅度可控输出(方波
A的占空比也是可控的),可以存储任意波形特征数据并能重现该波形,还可完成
各种波形的线形叠加输出。
-vhdl waveform occurred procedures. 4 achieve common sinusoidal waveform, 1.30, sawtooth, square-wave (A, B) the frequency and amplitude control output (square A duty cycle is also controllable), can store data of arbitrary waveform characteristics and able to reproduce the waveform, but also through a variety of linear superposition of the waveform output.
- 2023-03-26 13:10:03下载
- 积分:1
-
weitb
在数字通信中,通常直接从接收到的数字信号中提取位同步信号,这种直接法按其提取同步信号的方式,大致可分为滤波法和锁相法。锁相法是指利用锁相环来提取位同步信号的方法,本设计方案就是基于锁相环的位同步提取方法,能够比较快速地提取位同步时钟,并且设计简单,方便修改参数。采用Quartus II设计软件对系统进行了仿真试验,并用Altera的Cyclone II系列FPGA芯片Ep2c5予以实现。(In digital communication, usually from receiving directly in digital signal extracted a synchronized signal, the direct method according to the extraction synchronized signal way, can be roughly divided into filtering method and phase lock method. Phase lock method is using of phase locked loop to extract a synchronized signal method, the design scheme is based on phase locked loop of a synchronous extraction method and can be quickly extract a synchronous clock, and design simple, convenient modification parameter. The Quartus II design software of the system, and the simulation test Altera Cyclone II FPGA chip to achieve Ep2c5 series.)
- 2020-12-01 10:39:28下载
- 积分:1
-
HDLC接口协议的FPGA实现使用verilog
HDLC接口协议的FPGA实现使用verilog-design of HDLC
- 2022-06-02 20:47:21下载
- 积分:1
-
VHDL3
说明: 一个使用VHDL进行正弦波信号产生的历程,非常有用。(A sine wave signal generator using VHDL for the course, very useful.)
- 2010-03-27 09:18:41下载
- 积分:1
-
cycloneII Quartus verilog to develop a simple sequential circuit
cycloneII Quartus verilog开发的简单时序电路-cycloneII Quartus verilog to develop a simple sequential circuit
- 2022-03-01 09:19:56下载
- 积分:1
-
DAC0832
DAC0832 VHDL源程序 一个适合初学都的程序 (DAC0832 VHDL source code of a program suitable for both beginners)
- 2010-05-07 20:13:47下载
- 积分:1
-
yunchengxu
说明: 内附几十种小程序,有状态机、比较器、波形发生器、乘法器、加法器、步进电机控制器等,希望大家能用的上。(Containing dozens of small programs, for reference,This is about FPGA,a tool ,we can study,but in ourselves.)
- 2010-04-29 16:00:25下载
- 积分:1