登录
首页 » VHDL » In communication systems channel poses an important role. channels can convolve...

In communication systems channel poses an important role. channels can convolve...

于 2022-02-24 发布 文件大小:13.54 kB
0 98
下载积分: 2 下载次数: 1

代码说明:

In communication systems channel poses an important role. channels can convolve many different kind of distortions to our information. In perticular wireless channels multipath distortion is sevear. and more sevear is such distortion is random. To handle this, multipath affected channels require Equalizers at receaver end. such equalizer uses different learning Algorithms for identifying channels continuously. This project is VHDL implementation of LMS learning algorithm with pipelined architecture. so this implementation can work with higher data rates with less clock speed requirments and so with less power consumpiton It uses Fixed point arithmatic blocks for filtering so suitable for coustom asic.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • LEDWATER
    说明:  LIUSHUIDENG VHDLYUYAN XIADE SHUIDENG(LEDWATER I WRITER IT MYSILF.IT'S EASY ! YOU CAN WRITER IT,TOO)
    2017-08-31 11:17:13下载
    积分:1
  • Verilog
    verilog编程语言的讲解,有电子科技大学出版(verilog programming language to explain, there is the University of Electronic Science and Technology Publishing)
    2013-08-14 09:21:43下载
    积分:1
  • 二进制除法器,采用移位相减的方法实现,位数可调
    二进制除法器,采用移位相减的方法实现,位数可调-The source code of a divider
    2023-08-14 00:00:02下载
    积分:1
  • FPGA-PID
    基于FPGA设计的一个PID控制系统,完成对物体检测和运动控制;直流电机和步进电机驱动模块是可选的。(PID control system based on FPGA: Objection detection, movement control, motor driver is optional)
    2018-03-08 23:01:30下载
    积分:1
  • xilinx_lib.tar
    用于modelsim仿真的xilinxfpga平台IP库,以ise 13.x为基础制作,在modelsim10下验证通过。(xilinx IP core library for modelsim simulate, based on ise 13.x, verified in modelsim10.)
    2017-10-27 12:23:53下载
    积分:1
  • FPGA中嵌入8051的核 并且实现控制128*64的液晶显示
    FPGA中嵌入8051的核 并且实现控制128*64的液晶显示-FPGA embedded in 8051 and to achieve control of the nuclear 128* 64 LCD
    2023-05-15 17:55:03下载
    积分:1
  • 青云开发的LCD模块LCM240128ZK3用于ALTERA的FPGA,自己写的AVALON总线IP核,供大家参考...
    青云开发的LCD模块LCM240128ZK3用于ALTERA的FPGA,自己写的AVALON总线IP核,供大家参考-err
    2022-04-07 09:35:28下载
    积分:1
  • delta-sigma
    实现了MASH111功能,输入位数可编程(MASH 1-1-1, delta-sigma , input bits are programmable)
    2021-04-20 23:18:50下载
    积分:1
  • Nios-II
    数字电路的设计。以软件方式实现硬件电路,功能强大,开发容易。(Digital circuit design. With software to realize the hardware circuit, powerful, development easy. )
    2011-12-03 09:47:56下载
    积分:1
  • 8位深,9位宽FIFO VHDL源码设计,如需改进可在此基础上扩展
    8位深,9位宽FIFO VHDL源码设计,如需改进可在此基础上扩展-8 deep, 9-bit wide FIFO VHDL source design, for improving on this basis can be extended
    2023-06-13 12:25:03下载
    积分:1
  • 696518资源总数
  • 105250会员总数
  • 16今日下载