登录
首页 » VHDL » In communication systems channel poses an important role. channels can convolve...

In communication systems channel poses an important role. channels can convolve...

于 2022-02-24 发布 文件大小:13.54 kB
0 132
下载积分: 2 下载次数: 1

代码说明:

In communication systems channel poses an important role. channels can convolve many different kind of distortions to our information. In perticular wireless channels multipath distortion is sevear. and more sevear is such distortion is random. To handle this, multipath affected channels require Equalizers at receaver end. such equalizer uses different learning Algorithms for identifying channels continuously. This project is VHDL implementation of LMS learning algorithm with pipelined architecture. so this implementation can work with higher data rates with less clock speed requirments and so with less power consumpiton It uses Fixed point arithmatic blocks for filtering so suitable for coustom asic.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ads7846
    四线电阻式触摸屏,ads7846控制显示触摸坐标(Four-wire Resistive Touch Panel, ads7846 touch control display coordinates)
    2009-03-31 20:07:16下载
    积分:1
  • FFT
    FFT with fix point 2*N
    2013-10-06 15:38:38下载
    积分:1
  • 这是一个GPIB源程序代码,里面有硬件相对应的代码
    这是一个GPIB源程序代码,里面有硬件相对应的代码-This is a GPIB source code, which corresponds to a hardware code
    2022-02-15 23:31:46下载
    积分:1
  • 429recive
    实现FPGA接收429板卡发送的信号,并根据数据最后两位点亮相应的LED。(FPGA to achieve the 429 board to receive the signal sent, and according to the data of the last two of the corresponding LED.)
    2015-11-26 11:18:19下载
    积分:1
  • 可编程逻辑器件实验
    运用VHDL语言编写的检测1111的序列检测代码和加法器,运用verlog语言的交通灯,流水灯,出租车自动计费器等                                                                            
    2022-07-17 23:42:22下载
    积分:1
  • Asynchronous FIFO controller Verilog Design and Implementation
    异步FIFO控制器的Verilog设计与实现-Asynchronous FIFO controller Verilog Design and Implementation
    2022-08-14 15:39:50下载
    积分:1
  • chengxu
    数字时钟,可以实现(1) 显示日期功能(年、月、日、时、分、秒以及) (2) 可通过按键切换年、月、日及时、分、秒的显示状态 (3) 可随时调校年、月、日或时、分、秒 (4) 可每次增减一进行时间调节 (5) 可动态完整显示年份,实现真正的万年历显示 (6) 可显示温度 (Digital clock, can be achieved (1) the date function (year, month, day, hour, minute, seconds as well) (2) through the key switch the year, month, day in a timely manner, minute, second display state (3) at any time adjust the year, month, day or time, minutes, seconds (4) can be added or deleted, a time adjustment (5) can be dynamically complete display Year, the real calendar display (6) to display temperature)
    2012-10-15 00:25:33下载
    积分:1
  • textiowrite
    quartus ii 环境下,一个完整的利用TEXTIO仿真的源代码,包括读数据文件和输出数据到文件。(Under quartus ii environment, a complete simulation using TEXTIO source code, including reading data files and output data to a file.)
    2014-02-03 23:56:30下载
    积分:1
  • ds180_7Series_Overview
    对赛灵思7系列的三种型号的FPGA进行了综述(xilinx 7 productin overview)
    2012-06-13 15:04:23下载
    积分:1
  • spi_test
    说明:  基于fpga的spi通信测试 可与stm32进行spi通信测试(SPI communication test based on FPGA can test SPI communication with stm32)
    2020-06-20 21:00:01下载
    积分:1
  • 696518资源总数
  • 106215会员总数
  • 5今日下载