登录
首页 » VHDL » DDS的频率转换可以以近似认为是即时的,这是因为它的相位序列在时间上是离散的,在频率控制字改变之后,要经过一个时钟周期之后才能按照新的相位增量增加,所以也可以说...

DDS的频率转换可以以近似认为是即时的,这是因为它的相位序列在时间上是离散的,在频率控制字改变之后,要经过一个时钟周期之后才能按照新的相位增量增加,所以也可以说...

于 2022-02-13 发布 文件大小:2.00 MB
0 137
下载积分: 2 下载次数: 1

代码说明:

DDS的频率转换可以以近似认为是即时的,这是因为它的相位序列在时间上是离散的,在频率控制字改变之后,要经过一个时钟周期之后才能按照新的相位增量增加,所以也可以说它的频率转换时间就是频率控制字的传输时间,-DDS frequency conversion can be considered similar to real-time, this is because it is the phase sequence in time is discrete, in the frequency control word change after one clock cycle to go through before a new phase in accordance with the incremental increase, so it can be said of the frequency switching time is the frequency control word transmission time,

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 作者:新舜唐日期:2008
    --author: Suntion Tang --date: 2008-6-7 -- two warning --modify: By Suntion Tang at 2008-6-14 --description: 顶层文件,由于此系统简单, -- 且底层文件不多,故放弃原理图描述,采用VHDL语言描述-author: Suntion Tang date: 2008-6-7 two warning modify: By Suntion Tang at 2008-6-14 description: the top-level documents, as a result of this system is simple, and not more than the bottom of a document, they give up the schematic description of the use of VHDL language description
    2022-04-23 09:59:29下载
    积分:1
  • cpu_code_8051
    vhdl code for 8051 processor
    2010-06-25 15:16:07下载
    积分:1
  • 20190718
    uart implementation and documentation, this describes the basic steps in building your own uart module on verilog and programming them on an fpga device
    2020-06-21 21:40:01下载
    积分:1
  • 运行在FPGA上的Verilog程序(实现对ADC的控制)
    运行在FPGA上的Verilog程序(实现对ADC的控制)-Verilog procedures (the achievement of the control of the ADC)
    2022-01-30 10:06:47下载
    积分:1
  • fir
    vhdl code for fir filter
    2011-02-18 11:51:26下载
    积分:1
  • sha1_v01
    基于FIPS 180-4标准的SHA-1算法的verilog HDL实现,分模块分别实现(FIPS 180-4 standard SHA-1 algorithm-based verilog HDL sub-modules, respectively, to achieve)
    2012-09-20 14:57:19下载
    积分:1
  • Synopsys 帮助文件 version 200205
    Synopsys 帮助文件 version 200205-Synopsys sold version 200205
    2023-08-02 16:20:05下载
    积分:1
  • 可综合的Verilog语法和语义,从大学教师cambri…
    《可综合的Verilog语法》国外著名大学老师编写,对于理解verilog HDL文件的可综合与不可综合会有帮助。-synthesizable Verilog syntax and semantics,by teachers from university of Cambridge,It is userful for verilog HDL design.
    2022-03-31 07:34:29下载
    积分:1
  • lic_Xilinx_ISE_Vivado
    这是Xilinx ISE 14.X以及vivado、vivado_hls的license,亲测可用(Xilinx ISE 14.x vivado, vivado_hls license, pro-test available)
    2013-04-26 14:51:09下载
    积分:1
  • VHDL源代码包
    VHDL源代码包-VHDL source code
    2022-05-22 07:07:38下载
    积分:1
  • 696518资源总数
  • 106215会员总数
  • 5今日下载