登录
首页 » VHDL » EDA very important small procedures to ensure that key reliability and prevent j...

EDA very important small procedures to ensure that key reliability and prevent j...

于 2022-02-13 发布 文件大小:2.75 kB
0 75
下载积分: 2 下载次数: 1

代码说明:

EDA中很重要的小程序,保证按键可靠性,防止抖动误差信号产生,外部信号输入时必用此消抖函数-EDA very important small procedures to ensure that key reliability and prevent jitter error signal generated, the external input signal must use this function Consumers shiver

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • aes
    Matlab code to simulation the wireless channel type.This is the most common case called Rayleigh channel.And in the frequency selective channel.
    2009-12-20 14:16:40下载
    积分:1
  • verilog
    lap of altera . it s basic about verilog
    2010-06-25 20:30:32下载
    积分:1
  • uart_zhiwen
    RS232的UART编程,包括波特率发生器模块,串口接受模块,串口发送模块(RS232 programming the UART, including the baud rate generator module, serial module to receive, send serial module)
    2009-04-10 10:57:05下载
    积分:1
  • wallace multiplier trees for 4:2
    2022-02-10 01:12:10下载
    积分:1
  • Timer programming, vhdl language, can be achieved when the system timer 24
    定时器的编程,vhdl语言,可以实现24时制定时器-Timer programming, vhdl language, can be achieved when the system timer 24
    2022-09-01 16:25:02下载
    积分:1
  • VHDL
    EDA技术以EDA软件工具为开发环境,以可编程逻辑器件为实验载体,实现源代码编程和仿真功能。VHDL作为一种标准化的硬件描述语言用于描述数字系统的结构、行为、功能和接口。本设计提出了一种基于VHDL语言的编码器和译码器的实现方法。编码器与译码器是计算机电路中基本的器件,本课程设计采用EDA技术设计编码和译码器。编码器由8线-3线优先编码器作为实例代表,译码器则包含3线-8线译码器和2线-4线译码器两个实例模块组成。课程设计采用硬件描述语言VHDL把电路按模块化方式进行设计,然后进行编程、时序仿真和分析等。课程设计结构简单,使用方便,具有一定的应用价值。 (EDA technology take the EDA software as tools for the development of the environment,programmable logic devices in experimental carrier,the realiztion of the source code programming and simulation. The VHDL as a standardized hardware description language used to describe the struction of digital systems,behavior,function and interface. The paper proposes a method for encoder and decoder based on the VHDL language.Encoder and decoder is a basic computer circuit devices.This Curriculum design by EDA design encoder and decoder.Encoders from 8- 3 priority encoder for example,and decoder includes 3- 8 decoder and the 2- 4 examples of the two decoder modules.And then to program, the timing simulation and analysis.Curriculum design, simple structure, easy to use and has a value.)
    2011-06-22 21:23:30下载
    积分:1
  • 一种用于乘数的8x8的制备采用Verilog HDL语言
    一个用VerilogHDL语言编写的8X8的乘法器-a Verilog HDL language used in the preparation of the multiplier 8X8
    2023-08-11 06:05:03下载
    积分:1
  • CH372
    USB设备接口的驱动程序,采用verilogHDL语言编写,并包含相关说明资料(USB device driver interface, using verilogHDL language, and contains descriptive information)
    2014-01-03 02:23:08下载
    积分:1
  • 闪烁的LED spartan3a一醒
    应用背景建筑行为是counterled恒clk_50mhz_freq:整数:= 50000000;恒blink_freq:整数:= 1;恒cnt_max:整数:= clk_50mhz_freq / blink_freq / 2 - 1;恒blink_freq2:整数:= 8;恒cnt_max2:整数:= clk_50mhz_freq / blink_freq2 / 2 - 1;恒cnt_max3:整数:= clk_50mhz_freq / blink_freq * 2 - 1;信号CNT:符号(24到0);信号CNT2:符号(22到0);信号cnt3:符号(27到0);信号闪现:std_logic:=“1”;信号trigger_s:std_logic:=“0”;信号enableblink1s  ;:std_logic:=“0”;开始过程(clk_50mhz)开始 ; ;如果(clk_50mhz = 1”和clk_50mhz"event)然后 ; ; ; ;trigger_s & lt;=触发;如果(不trigger_s触发)=“1”,然后enableblink1s & lt;=“1”;cnt3 & lt;=(别人= & gt;0);如果结束;如果enableblink1s =“1”,然后如果CNT2 = cnt_max2然后CNT2 & lt;=(别人= & gt;0);眨眼和不眨眼;其他的CNT2 & lt;= CNT2 + 1;如果结束;如果cnt3 = cnt_max3然后cnt3 & lt;=(别人= & gt;0);enableblink1s & lt;=“0”;其他的cnt3 & lt;= cnt3 + 1;如果结束;还有其他的;如果碳纳米管= cnt_max然后CNT & lt;=(别人= & gt;0);眨眼和不眨眼;其他的碳纳米管和碳纳米管+ 1;如果结束;如果结束;和,结束如果;和;结束过程;awake_led & lt;=眨眼;结束行为;关键技术图书馆的IEEE;std_logic_1164.all;std_logic_unsigned.all;numeric_std.all;counterled是端口(
    2022-03-24 04:02:07下载
    积分:1
  • adder.ripple
    an 16 bit ripple carry adder
    2012-11-02 23:20:33下载
    积分:1
  • 696518资源总数
  • 105267会员总数
  • 12今日下载