网站首页

硬件设计vhdl_cpu1，1。您可以复制和分发该副本…

于 2022-02-06 发布文件大小:1.48 kB

 0  61

下载积分: 2 下载次数: 1

我要下载

代码说明：

硬件设计vhdl_cpu1,1. You may copy and distribute verbatim copies of this core, as long -- as this file, and the other associated files, remain intact and -- unmodified. Modifications are outlined below.-hardware design vhdl_cpu1, 1. You may copy and distribute verbatim copies of this core, as long-- as this file, and the other associated files, remain intact and-- unmodified. Modifications are outlined below.

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

the-decoding-algorithm-of-ldpc
ldpc译码算法介绍及fpga verilog系统方案设计，包括log_bp算法、min_sum算法、scaling_min_sum算法等(introducing the ldpc code decoding algorithm and the related system design，including the log_bp,the min_sum and the scaling_min_sum)

2012-02-22 10:31:41下载

积分：1
vhdl 语言代码多路复用器
multiplexerwe 的 vhdl 程序可以写也像 thisits 非常简单的代码为 beginers 了解 4： 1 多路复用器

2023-04-22 00:05:03下载

积分：1
ethernet_loopback
通过FPGA驱动千兆以太网口，完成SPARTAN6上的UDP数据包闭环测试，即通过网口发送数据包到FPGA，FPGA内部将接收到的数据返回到PC机，建议测试之前添加ARP静态绑定，FGPA内部的IP以及MAC地址在ROM里的COE文档里可以看到，发送端添加了CRC以及整体CHECKSUM的计算(Driven by FPGA Gigabit Ethernet port, UDP SPARTAN6 data packet on the closed loop test, through the network to send data packets to FPGA, FPGA will receive the data back to the PC, the proposed test before adding ARP static binding, FGPA internal IP and MAC address in the COE document in the ROM where you can see, the sender adds CRC and CHECKSUM integral calculation)

2017-11-20 10:21:38下载

积分：1
dec
A Dec example written in VHDL.

2009-09-23 08:57:25下载

积分：1
my_digital_clock
数字钟，数字电子技术课程设计常用内容，基于basys3平台(Digital clock, digital electronic technology curriculum design commonly used, based on the basys3 platform)

2015-06-25 19:59:57下载

积分：1
数字逻辑课程设计，用vhdl实现红外线传输系统的课程设计，下载验证通过...
数字逻辑课程设计，用vhdl实现红外线传输系统的课程设计，下载验证通过-Digital logic course design, using vhdl infrared transmission system to achieve curriculum design, download verified by

2023-07-10 17:40:03下载

积分：1
High
高性能FPGA应用领域及其研究，FPGA的开发流程-High-performance FPGA applications and research, FPGA development flow

2022-09-28 01:00:04下载

积分：1
PS2_kebord_controller
PS2键盘控制器的VHDL源码，用FPGA直接读取键盘的输入并显示。(PS2 keyboard controller VHDL source code, with a direct FPGA to read keyboard input and displayed.)

2010-10-15 18:13:27下载

积分：1
AN66806
提供了利用 GPIF 对 FX2LP 与同步 FIFO CY7C4625-15AC 之间的接口进行设计的源代码(Provides for the use of GPIF FX2LP and synchronization FIFO CY7C4625-15AC to design the interface between the source code)

2013-08-13 14:42:55下载

积分：1
DIGITAL-PID
Use verilog language design DIGITAL-PID source

2016-12-26 09:41:15下载

积分：1

696518资源总数
104297会员总数
29今日下载

硬件设计vhdl_cpu1，1。您可以复制和分发该副本…

0 个回复

热门标签

热门下载