登录
首页 » VHDL » High

High

于 2022-09-28 发布 文件大小:632.55 kB
0 51
下载积分: 2 下载次数: 1

代码说明:

高性能FPGA应用领域及其研究,FPGA的开发流程-High-performance FPGA applications and research, FPGA development flow

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • EDAcodelock
    能够在EDA环境下实现四位十进制数字密码锁的设置与开锁功能,并能更改使用密码,还可以防止抖动(EDA environment to achieve four decimal code lock and unlock function of the settings and change the use of passwords, but also to prevent the jitter)
    2009-05-07 09:44:30下载
    积分:1
  • 7-segment
    VHDL Design of BCD to 7-segment decoder using PROM
    2009-05-04 02:44:02下载
    积分:1
  • Using VHDL realize the divider, so very, simulation adopted
    用VHDL实现的除法器,非常好使,仿真通过了-Using VHDL realize the divider, so very, simulation adopted
    2023-06-11 22:15:03下载
    积分:1
  • top-dac
    Control with DAC conversion
    2011-11-13 19:06:22下载
    积分:1
  • counter
    设计一个十进制计数器模块,输入端口包括 reset、up_enable 和 clk,输出端口为 count 和 bcd,当 reset 有效时(低电平),bcd 和 count 输出清零,当 up_enable 有效时(高电 平),计数模块开始计数(clk 脉冲数),bcd 为计数输出,当计数为 9 时,count 输出一 个脉冲(一个 clk周期的高电平,时间上与“bcd=9”时对齐)(Design of a decimal counter module, input port, including the reset up_enable clk, output port for the count and bcd, when reset is active (low), the bcd and count output cleared up_enable active (high), count module starts counting the (the CLK pulse number), the BCD count output when the count 9, the count output of the high level, the time of a pulse (a clk cycle with " bcd = 9" when aligned))
    2013-04-13 19:53:29下载
    积分:1
  • detailed spec for Xilinx V5 FPGA, reference for programming of FPGA, system desi...
    detailed spec for Xilinx V5 FPGA, reference for programming of FPGA, system designer or ASIC designer.
    2022-04-24 22:44:35下载
    积分:1
  • FPGA-SRAM_Test
    利用FPGA实现SDRAM的读写操作,通过硬件测试。(FPGA implementation using SDRAM to read and write operation, hardware testing.)
    2011-08-03 22:52:25下载
    积分:1
  • DPLL_TEST
    单相数字锁相环 鉴相器 环路滤波器 数控振荡器(Single-phase digital phase-locked loop phase detector loop filter numerically controlled oscillator)
    2013-05-17 11:16:13下载
    积分:1
  • 2010-xilinx-fpga-
    北京中教仪装备技术有限公司制作,关于xilinx FPGA使用的教程,包括ISE、picoblaze、microblaze等的使用说明。(some paper for the use of ise, picoblaze,microblaze)
    2011-12-15 10:25:49下载
    积分:1
  • AND2 VHDL 代码
    此程序描述了数字电路中与门的逻辑功能。所采取的硬件描述语言为VHDL。程序结构采用了dataflow的写法。请大家仔细阅读。本程序已通过了Altera quartus的验证。确保准确无误。
    2022-03-24 12:01:17下载
    积分:1
  • 696518资源总数
  • 104297会员总数
  • 29今日下载