登录
首页 » VHDL » MAX531串行DA芯片的VHDL驱动,我应经在实际工程中试验过!

MAX531串行DA芯片的VHDL驱动,我应经在实际工程中试验过!

于 2022-02-05 发布 文件大小:942.00 B
0 62
下载积分: 2 下载次数: 1

代码说明:

MAX531串行DA芯片的VHDL驱动,我应经在实际工程中试验过!-MAX531 serial DA chip VHDL driver, I shall be in the actual project tested!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 课程设计要求设计并用FPGA实现一个数字频率计,具体设计要求如下: 测量频率范围: 10Hz~100KHz 精度: ΔF / F ≤ ±2 % 系统外部...
    课程设计要求设计并用FPGA实现一个数字频率计,具体设计要求如下: 测量频率范围: 10Hz~100KHz 精度: ΔF / F ≤ ±2 % 系统外部时钟: 1024Hz 测量波形: 方波 Vp-p = 3~5 V 硬件设备:Altera Flex10K10 五位数码管 LED发光二极管 编程语言:Verilog HDL / VHDL-curriculum design and FPGA design to achieve a digital frequency meter, the specific design requirements are as follows : measurement frequency range : 10Hz to 100KHz precision : F/F 2% external clock system : 1024Hz Waveform Measurement : square Vp-p = 3 ~ 5 V hardware : Altera Flex10K10 five digital LED light emitting diode programming languages : Verilog HDL/VHDL
    2022-07-04 09:14:33下载
    积分:1
  • RS_255_223_ENCODER
    RS(255,223)编码器程序 从一本书上看到的,很不错的(RS(255,223) encode , very good good good )
    2021-05-13 00:30:02下载
    积分:1
  • dianti
    实现电梯的相关控制系统,在开发板EGO1上实现,数码管显示相关的楼层和状态(dianti in verilog)
    2020-12-26 10:59:03下载
    积分:1
  • FPGA设计的I2C总线控制器的MASTER端的程序
    FPGA设计的I2C总线控制器的MASTER端的程序-FPGA Design of I2C Bus Controller MASTER-side procedures
    2022-03-14 08:16:35下载
    积分:1
  • OFDM
    OFDM完美出图,信噪比,16QAM星座图,加窗信号时域和频域波形图(Perfect figure, OFDM SNR, 16 qam constellation diagram, add window signal time domain and frequency domain waveform figure)
    2021-04-15 15:08:54下载
    积分:1
  • FPGA_can
    实现基于FPGA的控制MCP2515发送的程序,本人编写通过测试,希望提供帮助(FPGA-based control program sent MCP2515, I write to pass the test, hoping to help)
    2020-12-31 09:28:59下载
    积分:1
  • Written in the quaters of the size of the comparator output, verilog language wr...
    在quaters下写的比较数的大小输出,verilog语言写的,具有状态机和存储器-Written in the quaters of the size of the comparator output, verilog language written with the state machine and memory
    2022-02-26 07:00:13下载
    积分:1
  • s
    说明:  反应力测试 利用图片的变换根据用户点击的反应时间判断(Reaction force measurement using the picture of the transformation reaction time based on user clicks judgment)
    2013-06-02 20:59:41下载
    积分:1
  • class16_pll
    说明:  FPGA实现PLL锁相环,输出不同频率的时钟控制信号。(FPGA realizes PLL and outputs clock control signals of different frequencies.)
    2021-03-19 17:19:19下载
    积分:1
  • 这是使用VHDL编写的交通灯程序,供大家交流学习
    这是使用VHDL编写的交通灯程序,供大家交流学习-This is the use of VHDL prepared by the traffic lights procedures for the exchange of learning
    2022-04-29 16:41:55下载
    积分:1
  • 696518资源总数
  • 104298会员总数
  • 46今日下载