网站首页

Written in the quaters of the size of the comparator output, verilog language wr...

于 2022-02-26 发布文件大小:30.35 kB

 0  51

下载积分: 2 下载次数: 1

我要下载

代码说明：

在quaters下写的比较数的大小输出，verilog语言写的，具有状态机和存储器-Written in the quaters of the size of the comparator output, verilog language written with the state machine and memory

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

vhdl
vhdl状态机设计,文件简单详细易懂，可以使用在交通灯，文件配置等系统上。(vhdl state machine design, simple, detailed and easy to understand, you can use the traffic light system file configuration file.)

2012-09-04 15:21:53下载

积分：1
led 点阵显示led――rom实现，功能模块分离就爱可根据卡加大公开吉安市贷款给经济...
led 点阵显示led――rom实现，功能模块分离就爱可根据卡加大公开吉安市贷款给经济 -led dot matrix display led-- rom realized, functional modules can be separated on the basis love Cagayan open to the public Ji"an City loans to the economy

2022-04-18 05:01:17下载

积分：1
hammingaTB
Design HDL code for a circuit that calculates the Hamming distance of two 8-bit inputs.

2013-11-06 15:45:02下载

积分：1
SPI
design and implement a digital system on the Altera NIOS board which will read an analogue input using MicroChip’s SPI MCP3202 12-Bit A/D converter. The 8 most significant bits of the converted data will be displayed on two seven segments of the NIOS development board. The sampling frequency is 20kHZ. Use a potentiometer.(design and implement a digital system on the Altera NIOS board which will read an analogue input using MicroChip' s SPI MCP3202 12-Bit A/D converter. The 8 most significant bits of the converted data will be displayed on two seven segments of the NIOS development board . The sampling frequency is 20kHZ. Use a potentiometer.)

2010-08-17 19:16:12下载

积分：1
16位的移位寄存器，加上testbench,可以在modelsim里面运行~
16位的移位寄存器，加上testbench,可以在modelsim里面运行~-16 of the shift register and testbench, modelsim the inside running ~

2023-07-15 21:45:02下载

积分：1
PIC16系列单片机的Verilog描述的完整性
完整的PIC16系列单片机verilog描述-A complete description of PIC16 series of microcontrollers verilog

2022-07-23 07:13:49下载

积分：1
ACO-OFDM
ACO-OFDM sdakldjas seuekdsjakdnskd

2021-04-13 22:58:55下载

积分：1
Simple ADC of signal and LED indication
这是一个VHDL项目，用于在VIRTEX-4 xc4vsx35 FPGA板中执行接收信号的14位ADC。

2022-01-24 15:38:32下载

积分：1
signal_capture
matlab 程序伪随机码的捕获,我传的都是这方面的资料！(failed to translate)

2013-05-03 12:02:48下载

积分：1
leadingzero
使用并行结构对32位数据进行前导零检测，使用Verilog编程(Use parallel structure to the 32-bit data, leading zero detection, using Verilog Programming)

2010-05-12 10:48:36下载

积分：1

696518资源总数
104298会员总数
46今日下载

Written in the quaters of the size of the comparator output, verilog language wr...

0 个回复

热门标签

热门下载